
Vishay Siliconix

### **Power MOSFET**

PRODUCT SUMMARY					
V <sub>DS</sub> (V)	- 20	00			
$R_{DS(on)}\left(\Omega\right)$	V <sub>GS</sub> = - 10 V	3.0			
Q <sub>g</sub> (Max.) (nC)	8.8	)			
Q <sub>gs</sub> (nC)	2.1				
Q <sub>gd</sub> (nC)	3.9	)			
Configuration	Sing	Single			



#### **FEATURES**

- · Dynamic dV/dt Rating
- · Repetitive Avalanche Rated
- Surface Mount (IRFR9210/SiHFR9210)
- Straight Lead (IRFU9210/SiHFU9210)
- · Available in Tape and Reel
- P-Channel
- · Fast Switching
- · Lead (Pb)-free Available

### **DESCRIPTION**

The Power MOSFETs technology is the key to Vishay's advanced line of Power MOSFET transistors. The efficient geometry and unique processing of the Power MOSFET design achieve very low on-state resistance combined with high transconductance and extreme device ruggedness.

The DPAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU/SiHFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 W are possible in typical surface mount applications.

ORDERING INFORMATION						
Package	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	IPAK (TO-251)		
Lead (Pb)-free	IRFR9210PbF	IRFR9210TRPbFa	-	IRFU9210PbF		
	SiHFR9210-E3	SiHFR9210T-E3 <sup>a</sup>	-	SiHFU9210-E3		
SnPb	IRFR9210	IRFR9210TRa	IRFR9210TRLa	IRFU9210		
	SiHFR9210	SiHFR9210T <sup>a</sup>	SiHFR9210TLa	SiHFU9210		

#### Note

a. See device orientation.

<b>ABSOLUTE MAXIMUM RATINGS</b> T	<sub>C</sub> = 25 °C, u	nless otherw	ise noted			
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			$V_{DS}$	- 200	V	
Gate-Source Voltage			$V_{GS}$	± 20	1 V	
Continuous Drain Current	V== at = 10 V	$T_{\rm C} = 25 ^{\circ}{\rm C}$ $T_{\rm C} = 100 ^{\circ}{\rm C}$	I-	- 1.9		
	VGS at - 10 V	T <sub>C</sub> = 100 °C	I <sub>D</sub>	- 1.2	Α	
Pulsed Drain Current <sup>a</sup>			$I_{DM}$	I <sub>DM</sub> - 7.6		
Linear Derating Factor				0.20	W/°C	
Linear Derating Factor (PCB Mount)e				0.020		
Single Pulse Avalanche Energy <sup>b</sup>			E <sub>AS</sub>	300	mJ	
Repetitive Avalanche Currenta			I <sub>AR</sub>	- 1.9	А	
Repetitive Avalanche Energy <sup>a</sup>			E <sub>AR</sub>	2.5	mJ	
Maximum Power Dissipation	T <sub>C</sub> =	25 °C	В	25	W	
Maximum Power Dissipation (PCB Mount) <sup>e</sup>	T <sub>A</sub> =	25 °C	P <sub>D</sub>	2.5		
Peak Diode Recovery dV/dtc			dV/dt	- 5.0	V/ns	
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub> - 55 to + 150		°C	
Soldering Recommendations (Peak Temperature)	for	10 s	260 <sup>d</sup>		7	

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b.  $V_{DD} = -50$  V, starting  $T_J = 25$  °C, L = 124 mH,  $R_G = 25$   $\Omega$ ,  $I_{AS} = -1.9$  A (see fig. 12). c.  $I_{SD} \le -1.9$  A,  $dI/dt \le 70$  A/ $\mu$ s,  $V_{DD} \le V_{DS}$ ,  $T_J \le 150$  °C.
- d. 1.6 mm from case.
- e. When mounted on 1" square PCB (FR-4 or G-10 material).
- \* Pb containing terminations are not RoHS compliant, exemptions may apply

# IRFR9210, IRFU9210, SiHFR9210, SiHFU9210

# Vishay Siliconix



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R <sub>thJA</sub>	-	-	110	
Maximum Junction-to-Ambient (PCB Mount) <sup>a</sup>	R <sub>thJA</sub>	-	-	50	°C/W
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	-	-	5.0	

#### Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

<b>SPECIFICATIONS</b> $T_J = 25  ^{\circ}\text{C}$ ,	unless other	wise noted					
PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	$V_{DS}$	V <sub>GS</sub> = 0 V, I <sub>D</sub> = - 250 μA		- 200	-	-	٧
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Referenc	e to 25 °C, I <sub>D</sub> = - 1 mA	-	- 0.23	-	V/°C
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =	$V_{GS}$ , $I_{D} = -250 \mu A$	- 2.0	-	- 4.0	V
Gate-Source Leakage	I <sub>GSS</sub>		V <sub>GS</sub> = ± 20 V	-	-	± 100	nA
Zero Oeto Welle de Busin Oumani		V <sub>DS</sub> =	V <sub>DS</sub> = - 200 V, V <sub>GS</sub> = 0 V		-	- 100	μΑ
Zero Gate Voltage Drain Current	e Voltage Drain Current $I_{DSS}$ $V_{DS} = -160 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 125 ^{\circ}\text{C}$		V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C	-	-	- 500	
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = - 10 V	I <sub>D</sub> = - 1.1 A <sup>b</sup>	-	-	3.0	Ω
Forward Transconductance	9 <sub>fs</sub>	V <sub>DS</sub> =	- 50 V, I <sub>D</sub> = - 1.1 A	0.98	-	-	S
Dynamic							
Input Capacitance	C <sub>iss</sub>	$V_{GS} = 0 \text{ V},$ $V_{DS} = -25 \text{ V},$ f = 1.0  MHz,  see fig. 5		-	170	-	
Output Capacitance	C <sub>oss</sub>			-	54	-	pF
Reverse Transfer Capacitance	C <sub>rss</sub>			-	16	-	
Total Gate Charge	Qg			-	-	8.9	
Gate-Source Charge	Q <sub>gs</sub>	V <sub>GS</sub> = - 10 V	$I_D = -1.3 \text{ A}, V_{DS} = -160 \text{ V},$ see fig. 6 and 13 <sup>b</sup>	-	-	2.1	nC
Gate-Drain Charge	Q <sub>gd</sub>		See lig. 0 and 13		-	3.9	
Turn-On Delay Time	t <sub>d(on)</sub>			-	8.0	-	
Rise Time	t <sub>r</sub>	$V_{DD}$ = - 100 V, $I_{D}$ = - 2.3 A, $R_{G}$ = 24 $\Omega$ , $R_{D}$ = 41 $\Omega$ , see fig. 10 <sup>b</sup>		-	12	-	- ns
Turn-Off Delay Time	t <sub>d(off)</sub>			-	11	-	
Fall Time	t <sub>f</sub>			-	13	-	
Internal Drain Inductance	L <sub>D</sub>	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	n⊔
Internal Source Inductance	L <sub>S</sub>			-	7.5	-	nH
<b>Drain-Source Body Diode Characteristic</b>	s						
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	- 1.9	A
Pulsed Diode Forward Current <sup>a</sup>	I <sub>SM</sub>			-	-	- 7.6	A
Body Diode Voltage	V <sub>SD</sub>	$T_J = 25  ^{\circ}\text{C},  I_S = -1.9  \text{A},  V_{GS} = 0  \text{V}^{\text{b}}$		-	-	- 5.8	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = 25 °C, I <sub>F</sub> = -2.3 A, dl/dt = 100 A/μs <sup>b</sup>		-	110	220	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>			-	0.56	1.1	μС
Forward Turn-On Time	t <sub>on</sub>	Intrinsic to	on is don	ninated by	y L <sub>S</sub> and I	L <sub>D</sub> )	

#### Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width  $\leq$  300  $\mu$ s; duty cycle  $\leq$  2 %.



### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics, T<sub>C</sub> = 25 °C




Fig. 2 - Typical Output Characteristics, T<sub>C</sub> = 150 °C




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

# IRFR9210, IRFU9210, SiHFR9210, SiHFU9210

## Vishay Siliconix






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area

## Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

# IRFR9210, IRFU9210, SiHFR9210, SiHFU9210

## Vishay Siliconix






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit

Vishay Siliconix

### Peak Diode Recovery dV/dt Test Circuit



• Compliment N-Channel of D.U.T. for driver



V<sub>GS</sub> = - 5 V for logic level and - 3 V drive devices

Fig. 14 - For P-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?91281.



Vishay

### **Disclaimer**

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Revision: 18-Jul-08

Document Number: 91000 www.vishay.com