

Document Title

1M x 16Bit Multiplexed Single Transistor RAM

Revision History

Revision No. History	Draft Date	Remark	
0.0	Initial Draft	Jan. 1 . 2005	Preliminary

Emerging Memory & Logic Solutions Inc.

4F Korea Construction Financial Cooperative B/D, 301-1 Yeon-Dong, Jeju-Si, Jeju-Do, Rep.of Korea Zip Code : 690-717 Tel : +82-64-740-1700 Fax : +82-64-740-1749~1750 / Homepage : www.emlsi.com

The attached datasheets are provided by EMLSI reserve the right to change the specifications and products. EMLSI will answer to your questions about device. If you have any questions, please contact the EMLSI office.





1M x16 Bit Multiplexed Single Transistor RAM

FEATURES

- Process Technology: 0.13µm CMOS process

- Organization :1M x16

Power Supply Voltage: 1.7~1.9VMultiplexed address and data bus

- Three state outputs

- RMS and Auto TCSR for power saving

GENERAL WAFER SPECIFICATIONS

- Deep trench process

- 3 Metal layers including local inter-connection


- Typical Pad Size: 73.0um x 70.0um

- Wafer diameter: 8-inch

PAD DESCRIPTION

Name	Function	Name	Function
/CS	Chip select inputs	/LB	Lower byte (ADQ _{0~7})
/OE	Output enable input	/UB	Upper byte (ADQ _{8~15})
/WE	Write enable input	VCC	Power supply
/AVD	Address valid input	VCCQ	I/O Power supply
ADQi	Address/Data In-out	VSS(Q)	Ground
A _i	Address inputs	NC	No connection

FUNCTION BLOCK DIAGRAM





ABSOLUTE MAXIMUM RATINGS 1)

Parameter	Symbol	Minimum	Unit
Voltage on Any Pin Relative to Vss	V _{IN} , V _{OUT}	-0.2 to V _{CCQ} +0.3V	V
Voltage on Vcc supply relative to Vss	V _{CC} , V _{CCQ}	-0.2 ²⁾ to 2.5V	V
Power Dissipation	P _D	1.0	W
Storage Temperature	T _{STG}	-65 to 150	°C
Operating Temperature	T _A	-25 to 85	°C

^{1.} Stresses greater than those listed above "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

FUNCTIONAL DESCRIPTION

cs	OE	WE	LB	UB	AVD	ADQ _{0~15}	A ₁₆ ~A ₁₉ Mode		Power
Н	Х	Х	Х	Х	Х	High-Z	Х	Deselected	Stand by
L	Н	Н	Х	Х	Н	High-Z	X	Output Disabled	Active
L	Х	Х	Н	Н	Х	High-Z	Х	Output Disabled	Active
L	Н	L	Н	Н	Н	Data In	Oata In X Configuration Register Write Access		Active
L	L	Н	Н	Н	Н	Data Out	Х	Configuration Register Read Access	Active
L	Н	Н	Н	Н	L	Add. Input	Add. Input Address Input		Active
L	L	Н	L	Н	Н	Data Out	Х	Lower Byte Read	Active
L	L	Н	Н	L	Н	Data Out	Х	Upper Byte Read	Active
L	L	Н	L	L	Н	Data Out	X Word Read		Active
L	Н	L	L	Н	Н	Data In	X Lower Byte Write		Active
L	Н	L	Н	L	Н	Data In	X Upper Byte Write		Active
L	Н	L	L	L	Н	Data In	X Word Write		Active

Note: X means don't care. (Must be low or high state)

^{2.} Undershoot at power-off : -1.0V in case of pulse width \leq 20ns



RECOMMENDED DC OPERATING CONDITIONS 1)

Parameter	Symbol	Min	Тур	Max	Unit
Cupply voltage	V _{CC}	1.7	1.8	1.9	V
Supply voltage	V _{CCQ}	1.7	1.8	1.9	V
Ground	V_{SS}, V_{SSQ}	0	0	0	V
Input high voltage	V _{IH}	V _{CCQ} - 0.4	-	$V_{CCQ} + 0.2^{2)}$	V
Input low voltage	V _{IL}	-0.2 ³⁾	-	0.4	V

- 1. T_A = -25 to 85 $^{\circ}$ C, otherwise specified
- 2. Overshoot: Vcc +1.0 V in case of pulse width \leq 20ns
- 3. Undershoot: -1.0 V in case of pulse width \leq 20ns
- 4. Overshoot and undershoot are sampled, not 100% tested.

$\textbf{CAPACITANCE}^{1)} \hspace{0.2cm} (f = 1 MHz, T_A = 25^{o}C)$

Item	Symbol	Test Condition	Min	Max	Unit	
Input capacitance	C _{IN}	V _{IN} =0V	-	8	pF	
Input/Ouput capacitance	C _{IO}	V _{IO} =0V	-	10	pF	

^{1.} Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS

Parameter	Symbol	Test Conditions		Min	Тур	Max	Unit
Input leakage current	I _{LI}	$V_{IN}=V_{SS}$ to V_{CCQ} , $V_{CC=}V_{CCmax}$		-1	-	1	uA
Output leakage current	I _{LO}	$\label{eq:cs_viscosity} \overline{\text{CS}} = \text{V}_{\text{IH}} \text{ or } \overline{\text{WE}} = \text{V}_{\text{IL}} \; , \\ \text{V}_{\text{IO}} = \text{V}_{\text{SS}} \text{ to V}_{\text{CCQ}} \; , \; \text{V}_{\text{CC}} = \text{V}_{\text{CCmax}}$		-1	-	1	uA
Average energting ourrent	I _{CC1}	Cycle time=1 μ s, 100% duty, I _{IO} =0mA, $\overline{\text{CS}} \leq 0.2 \text{V}$, V _{IN} $\leq 0.2 \text{V}$ or V _{IN} $\geq V_{\text{CCQ}}$ -0.2 V		1	-	3	mA
Average operating current	I _{CC2}	$\label{eq:cycle time} $	-	-	25	mA	
Output low voltage	V _{OL}	I _{OL} = 0.1mA, V _{CC=} V _{CCmin}		-	-	0.1	V
Output high voltage	V _{OH}	I _{OH} = -0.1mA, V _{CC=} V _{CCmin}		V _{CCQ} -0.1	-	-	V
Standby Current (CMOS)	I _{SB1}	$\overline{\text{CS}}{\ge}\text{V}_{\text{CCQ}}\text{-}0.2\text{V}, \text{Other inputs} = 0 \sim \text{V}_{\text{CCQ}}$ (Typ. condition : $\text{V}_{\text{CC}}=1.8\text{V} \ \ \text{@} \ 25^{\circ}\text{C}$) (Max. condition : $\text{V}_{\text{CC}}=1.9\text{V} \ \ \text{@} \ 85^{\circ}\text{C}$)	LL	-	-	60	uA

^{1.} Maximum Icc specifications are tested with $V_{CC} = V_{CCmax}$.



AC OPERATING CONDITIONS

Test Conditions (Test Load and Test Input/Output Reference)


Input Pulse Level : 0.2V to $V_{\mbox{\footnotesize CCQ}}\mbox{-}0.2\mbox{\footnotesize V}$

Input Rise and Fall Time: 5ns

Input and Output reference Voltage: V_{CCQ}/2

Output Load (See right): CL¹⁾ = 30pF

1. Including scope and Jig capacitance



AC CHARACTERISTICS ($V_{cc} = 1.7 \text{ to } 1.9 \text{V}$, Gnd = 0V, $T_A = -25 \text{C to } +85 ^{\circ} \text{C}$)

	Dorometer Liet		Sp	peed	l l m i t
	Parameter List	Symbol	Min	Max	Unit
	AVD Low pulse	t _{AVD}	15	1000	ns
0	Address setup to AVD rising edge	t _{AVDS}	15	-	ns
Common	Address hold from AVD rising edge	t _{AVDH}	5	-	ns
	Chip enable setup to AVD rising edge	t _{CSS}	7	-	ns
	AVD low to data valid time	t _{ACC1}	-	70	ns
	Address access time	t _{ACC2}	-	70	ns
	Chip enable to data output	t _{ACC3}	-	70	ns
	Address disable to output enable	t _{ADOE}	0	-	ns
	Output enable to valid output t_{OE}		-	25	ns
Read	UB, LB enable to data output	t _{UBLBA}	-	25	ns
	UB, LB enable to low-Z output	t _{BLZ}	5	-	ns
	Output enable to low-Z output	t _{OLZ}	5	-	ns
	Chip disable to high-Z output	t _{HZ}	-	15	ns
	UB, LB disable to high-Z output	t _{BHZ}	-	15	ns
	Output disable to high-Z output	t _{OHZ}	-	15	ns
	AVD low to end of write	t _{ACW1}	70	-	ns
	Address valid to end of write	t _{ACW2}	70	-	ns
	Chip enable to end of write	t _{ACW3}	70	-	ns
Write	Write pulse low	t _{WRL}	45	-	ns
	UB, LB valid to end of write	t _{BW}	50	-	ns
	Data to write time overlap	t _{DW}	25	-	ns
	Data hold from write time	t _{DH}	0	-	ns



Device Operaton


The access is performed in two stages. The first stage is address latching. The first stage take place between point A and B in timing diagram. At this stage, the Chip Select(\overline{CS}) to the device is asserted. The random access is enabled either from the point the address becomes stable, the falling edge of the \overline{AVD} signal or from the falling edge of the last chip select signal. The second stage is the read or write access. This takes place between points B and C in timing diagram. In case of a read access, the multiplexed address/data bus ($\overline{ADQ_0} \sim \overline{ADQ_{15}}$) changes its direction. It is important to notice tOE when it is dominant that the device gets into the read cycle since the address is available long before the device output is enabled.

Read Access

The read access is initiated by applying the address to the multiplexed address/data bus or to the address bus over A_{15} ($A_{16} \rightarrow A_{xx}$). When the address is stable, the device chip select(\overline{CS}) is set active low. At point A, the \overline{AVD} signal is taken low and the latch becomes transparent. This allows the address to be propagated to the memory array. The address is stable at the rising edge of the \overline{AVD} signal. The \overline{AVD} signal goes high at point B in which the address latch is completed. At this point the read cycle is entered. The \overline{OE} signal is set active low. This changes the direction of the bus. The status of control signals \overline{UB} and \overline{LB} are set according to the access. Data is read at point C.


TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE (1) ($\overline{WE} = V_{IH}$)





TIMING WAVEFORM OF READ CYCLE (2) ($\overline{\text{WE}} = \text{V}_{\text{IH}}$)



NOTES (READ CYCLE)


1. t_{HZ} and t_{BHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.




Write Access

The write access is initiated by applying the address to the multiplexed address/data bus or to the address bus over A_{15} ($A_{16} \rightarrow A_{xx}$). When the address is stable, the device chip select(\overline{CS}) is set active low. At point A, the \overline{AVD} signal is taken low and the latch becomes transparent. This allows the address to be propagated to the memory array. The address is stable at the rising edge of the \overline{AVD} signal. The \overline{AVD} signal goes high at point B in which the address latch is completed. At this point, the second stage of the write process is entered. Data is input to the multiplexed address/data bus. The \overline{WE} signal is set low and control signal \overline{UB} and \overline{LB} are set according to the access.

TIMING WAVEFORM OF WRITE CYCLE (1) $(\overline{OE} = V_{IH})$








1. A write occurs during the overlap(t_{WRL}) of low \overline{CS} , low \overline{WE} and low \overline{UB} or \overline{LB} . A write begins at the last transition among low \overline{CS} and low \overline{WE} with asserting \overline{UB} or \overline{LB} low for single byte operation or simultaneously asserting \overline{UB} and \overline{LB} low for word operation. A write ends at the earliest transition among high \overline{CS} and high \overline{WE} . The t_{WRL} is measured from the beginning of write to the end of write.



TIMING WAVEFORM OF POWER UP



NOTE. (POWER UP)

1. After Vcc reaches Vcc(Min.), wait 200us with $\overline{\text{CS}}$ high. Then you get into the normal operation.

RMS (Reduced Memory Size)

The 16M STRAM can be operated as a 2M, 4M, 8M or 16M device. The mode is set according to configuration register access timings, and the array size is set by configuration register bit 2 and 3. While operating in the RMS mode, the unselected memory array may not be used.

TCSR (Temperature Cotrolled Self Refresh)


The 16M STRAM can be operated with temperature controlled self-refresh. The device internal self-refresh period is controlled according as temperature change automatically.

Configuration Register Setting Table

Bit Number	Definition	Remark				
15 ~ 8	Do not use in normal mode					
7 ~ 4	Reserved for future use					
		Bit 3	Bit 2	Memory Size	Using Addresses	
	Reduced Memory Size	0	0	Full Array(Default)	ADQ _{0~15} , A ₁₆ ~A ₁₉	
3 ~ 2		0	1	1/2 Array	ADQ _{0~15} , A ₁₆ ~A ₁₈	
		1	0	1/4 Array	ADQ _{0~15} , A ₁₆ ~A ₁₇	
		1	1	1/8 Array	ADQ _{0~15} , A ₁₆	
	T	Bit 1	Bit 0	Tempera	nture Range	
1 ~ 0	Temperature	0	0	Auto TCSR		


TIMING WAVEFORM OF CONFIGURATION REGISTER ACCESS

- Read Cycle (AVD signal is fixed "High")



 $\overline{\text{UB}}, \overline{\text{LB}}, \overline{\text{WE}}$

- Write Cycle ($\overline{\text{AVD}}$ signal is fixed "High")



 $\overline{\text{UB}}, \overline{\text{LB}}, \overline{\text{OE}}$



EM7162SP16AW Series

1Mx16 Multiplexed STRAM

MEMORY FUNCTION GUIDE

