# 3804 Group (Spec. H) 

User's Manual

## RENESAS 8-BIT CISC SINGLE-CHIP MICROCOMPUTER

## 740 FAMILY / 38000 SERIES

 current document available.
## Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

## Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http:// www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/ or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.


## BEFORE USING THIS USER'S MANUAL

This user's manual consists of the following three chapters. Refer to the chapter appropriate to your conditions, such as hardware design or software development.

## 1. Organization

- CHAPTER 1 HARDWARE

This chapter describes features of the microcomputer and operation of each peripheral function.

## - CHAPTER 2 APPLICATION

This chapter describes usage and application examples of peripheral functions, based mainly on setting examples of relevant registers.

## - CHAPTER 3 APPENDIX

This chapter includes necessary information for systems development using the microcomputer, such as the electrical characteristics, the notes, and the list of registers.

## 2. Structure of Register

The figure of each register structure describes its functions, contents at reset, and attributes as follows:


## 3. Supplementary

For details of related development tools and documents, refer to web page "3804 Group" on our website (http://www.renesas.com/eng/products/mpumcu/8bit/38000/index.html).

## Table of contents

CHAPTER 1 HARDWARE
DESCRIPTION ..... 1-2
FEATURES ..... 1-2
PIN CONFIGURATION ..... 1-3
FUNCTIONAL BLOCK ..... 1-4
PIN DESCRIPTION ..... 1-5
PART NUMBERING ..... 1-6
GROUP EXPANSION ..... 1-7
Memory Size ..... 1-7
Packages ..... 1-7
FUNCTIONAL DESCRIPTION ..... 1-8
CENTRAL PROCESSING UNIT (CPU) ..... 1-8
MEMORY ..... 1-13
I/O PORTS ..... 1-15
INTERRUPTS ..... 1-23
TIMERS ..... 1-27
SERIAL INTERFACE ..... 1-40
PULSE WIDTH MODULATION (PWM) ..... 1-54
A/D CONVERTER ..... 1-56
D/A CONVERTER ..... 1-58
WATCHDOG TIMER ..... 1-59
MULTI-MASTER I ${ }^{2}$ C-BUS INTERFACE ..... 1-60
RESET CIRCUIT ..... 1-74
CLOCK GENERATING CIRCUIT ..... 1-76
FLASH MEMORY MODE ..... 1-80
NOTES ON PROGRAMMING ..... 1-99
NOTES ON USAGE ..... 1-100
FUNCTIONAL DESCRIPTION SUPPLEMENT ..... 1-101
Interrupt ..... 1-101
Timing After Interrupt ..... 1-102
A/D Converter ..... 1-103
CHAPTER 2 APPLICATION
2.1 I/O port ..... 2-2
2.1.1 Memory map ..... 2-2
2.1.2 Relevant registers ..... 2-3
2.1.3 Port Pi pull-up control register ..... 2-5
2.1.4 Terminate unused pins ..... 2-5
2.1.5 Notes on I/O port ..... 2-6
2.1.6 Termination of unused pins ..... 2-7
2.2 Interrupt ..... 2-8
2.2.1 Memory map ..... 2-8
2.2.2 Relevant registers ..... 2-8
2.2.3 Interrupt source ..... 2-12
2.2.4 Interrupt operation ..... 2-13
2.2.5 Interrupt control ..... 2-16
2.2.6 INT interrupt ..... 2-19
2.2.7 Notes on interrupts ..... 2-20
2.3 Timer ..... 2-22
2.3.1 Memory map ..... 2-22
2.3.2 Relevant registers ..... 2-23
2.3.3 Timer application examples ..... 2-32
2.3.4 Notes on timer ..... 2-45
2.4 Serial interface ..... 2-47
2.4.1 Memory map ..... 2-47
2.4.2 Relevant registers ..... 2-48
2.4.3 Serial I/O connection examples ..... 2-56
2.4.4 Setting of serial I/O transfer data format ..... 2-58
2.4.5 Serial I/O1, serial I/O3 operation: stop and initialize ..... 2-59
2.4.6 Serial I/O pin function and selection method ..... 2-60
2.4.7 Serial I/O application examples ..... 2-61
2.4.8 Notes on serial interface ..... 2-81
2.5 Multi-master $\mathbf{I}^{2} \mathrm{C}$-BUS interface ..... 2-84
2.5.1 Memory map ..... 2-84
2.5.2 Relevant registers ..... 2-85
2.5.3 $\mathrm{I}^{2} \mathrm{C}$-BUS overview ..... 2-94
2.5.4 Communication format ..... 2-95
2.5.5 Synchronization and arbitration lost ..... 2-96
2.5.6 SMBUS communication usage example ..... 2-98
2.5.7 Notes on multi-master $I^{2} \mathrm{C}$-BUS interface ..... 2-114
2.5.8 Notes on programming for SMBUS interface ..... 2-117
2.6 PWM ..... 2-118
2.6.1 Memory map ..... 2-118
2.6.2 Relevant registers ..... 2-118
2.6.3 PWM output circuit application example ..... 2-120
2.6.4 Notes on PWM ..... 2-122
2.7 A/D converter ..... 2-123
2.7.1 Memory map ..... 2-123
2.7.2 Relevant registers ..... 2-123
2.7.3 A/D converter application examples ..... 2-127
2.7.4 Notes on A/D converter ..... 2-131
2.8 D/A Converter ..... 2-132
2.8.1 Memory map ..... 2-132
2.8.2 Relevant registers ..... 2-133
2.8.3 D/A converter application example ..... 2-135
2.8.4 Notes on D/A converter ..... 2-138
2.9 Watchdog timer ..... 2-139
2.9.1 Memory map ..... 2-139
2.9.2 Relevant registers ..... 2-139
2.9.3 Watchdog timer application examples ..... 2-141
2.9.4 Notes on watchdog timer ..... 2-142
2.10 Reset ..... 2-143
2.10.1 Connection example of reset IC ..... 2-143
2.10.2 Notes on RESET pin ..... 2-144
2.11 Clock generating circuit ..... 2-145
2.11.1 Relevant registers ..... 2-145
2.11.2 Clock generating circuit application example ..... 2-146
2.12 Standby function ..... 2-149
2.12.1 Stop mode ..... 2-149
2.12.2 Wait mode ..... 2-153
2.13 Flash memory mode ..... 2-156
2.13.1 Overview ..... 2-156
2.13.2 Memory map ..... 2-156
2.13.3 Relevant registers ..... 2-157
2.13.4 Parallel I/O mode ..... 2-159
2.13.5 Standard serial I/O mode ..... 2-159
2.13.6 CPU rewrite mode ..... 2-160
2.13.7 Flash memory mode application examples ..... 2-162
2.13.8 Notes on CPU rewrite mode ..... 2-166
CHAPTER 3 APPENDIX
3.1 ELECTRICAL CHARACTERISTICS ..... 3-2
3.1.1 Absolute maximum ratings ..... 3-2
3.1.2 Recommended operating conditions ..... 3-3
3.1.3 Electrical characteristics ..... 3-6
3.1.4 A/D converter characteristics ..... 3-8
3.1.5 D/A converter characteristics ..... 3-8
3.1.6 Power source circuit timing characteristics ..... 3-8
3.1.7 Timing requirements and switching characteristics ..... 3-9
3.1.8 Multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS bus line characteristics ..... 3-14
3.2 Standard characteristics ..... 3-15
3.2.1 Power source current standard characteristics ..... 3-15
3.2.2 Port standard characteristics ..... 3-19
3.2.3 A/D conversion standard characteristics ..... 3-22
3.2.4 D/A conversion standard characteristics ..... 3-26
3.3 Notes on use ..... 3-27
3.3.1 Notes on input and output ports ..... 3-27
3.3.2 Termination of unused pins ..... 3-28
3.3.3 Notes on interrupts ..... 3-29
3.3.4 Notes on 8-bit timer (timer 1, 2, X, Y) ..... 3-30
3.3.5 Notes on 16-bit timer (timer Z) ..... 3-30
3.3.6 Notes on serial interface ..... 3-32
3.3.7 Notes on multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface ..... 3-34
3.3.8 Notes on programming for SMBUS interface ..... 3-36
3.3.9 Notes on PWM ..... 3-37
3.3.10 Notes on A/D converter ..... 3-37
3.3.11 Notes on D/A converter ..... 3-38
3.3.12 Notes on watchdog timer ..... 3-38
3.3.13 Notes on RESET pin ..... 3-38
3.3.14 Notes on low-speed operation mode ..... 3-38
3.3.15 Quartz-crystal oscillator ..... 3-39
3.3.16 Notes on restarting oscillation ..... 3-39
3.3.17 Notes on using stop mode ..... 3-39
3.3.18 Notes on wait mode ..... 3-40
3.3.19 Notes on CPU rewrite mode ..... 3-40
3.3.20 Notes on programming ..... 3-40
3.3.21 Notes on flash memory version ..... 3-42
3.3.22 Notes on electric characteristic differences between mask ROM and flash nemoryversion MCUs3-42
3.3.23 Notes on handling of power source pins ..... 3-42
3.3.24 Power Source Voltage ..... 3-42
3.4 Countermeasures against noise ..... 3-43
3.4.1 Shortest wiring length ..... 3-43
3.4.2 Connection of bypass capacitor across Vss line and Vcc line ..... 3-45
3.4.3 Wiring to analog input pins ..... 3-46
3.4.4 Oscillator concerns ..... 3-47
3.4.5 Setup for I/O ports ..... 3-48
3.4.6 Providing of watchdog timer function by software ..... 3-49
3.5 Control registers ..... 3-50
3.6 Package outline ..... 3-80
3.7 Machine instructions ..... 3-82
3.8 List of instruction code ..... 3-93
3.9 SFR memory map ..... 3-94
3.10 Pin configurations ..... 3-95

## List of figures

## CHAPTER 1 HARDWARE

Fig. 13804 group (Spec. H) pin configuration ..... 1-3
Fig. 23804 group (Spec. H) pin configuration ..... 1-3
Fig. 3 Functional block diagram ..... 1-4
Fig. 4 Part numbering ..... 1-6
Fig. 5 Memory expansion plan ..... 1-7
Fig. 6740 Family CPU register structure ..... 1-8
Fig. 7 Register push and pop at interrupt generation and subroutine call ..... 1-9
Fig. 8 Structure of CPU mode register ..... 1-11
Fig. 9 Structure of MISRG ..... 1-12
Fig. 10 Memory map diagram ..... 1-13
Fig. 11 Memory map of special function register (SFR) ..... 1-14
Fig. 12 Port block diagram (1) ..... 1-16
Fig. 13 Port block diagram (2) ..... 1-17
Fig. 14 Port block diagram (3) ..... 1-18
Fig. 15 Structure of port pull-up control register (1) ..... 1-19
Fig. 16 Structure of port pull-up control register (2) ..... 1-20
Fig. 17 Structure of port pull-up control register (3) ..... 1-21
Fig. 18 Structure of port pull-up control register (4) ..... 1-22
Fig. 19 Interrupt control ..... 1-25
Fig. 20 Structure of interrupt-related registers ..... 1-26
Fig. 21 Block diagram of timer X, timer Y, timer 1, and timer 2 ..... 1-29
Fig. 22 Structure of timer XY mode register ..... 1-30
Fig. 23 Structure of timer 12, X and timer $\mathrm{Y}, \mathrm{Z}$ count source selection registers ..... 1-31
Fig. 24 Block diagram of timer Z ..... 1-35
Fig. 25 Structure of timer $\mathbf{Z}$ mode register ..... 1-36
Fig. 26 Timing chart of timer/event counter mode ..... 1-37
Fig. 27 Timing chart of pulse output mode ..... 1-37
Fig. 28 Timing chart of pulse period measurement mode (Measuring term between two rising edges) ..... 1-38
Fig. 29 Timing chart of pulse width measurement mode (Measuring "L" term) ..... 1-38
Fig. 30 Timing chart of programmable waveform generating mode ..... 1-39
Fig. 31 Timing chart of programmable one-shot generating mode ("H" one-shot pulse generating) ..... 1-39
Fig. 32 Block diagram of clock synchronous serial I/O1 ..... 1-40
Fig. 33 Operation of clock synchronous serial I/O1 ..... 1-40
Fig. 34 Block diagram of UART serial I/O1 ..... 1-41
Fig. 35 Operation of UART serial I/O1 ..... 1-41
Fig. 36 Structure of serial I/O1 control registers ..... 1-43
Fig. 37 Structure of serial I/O2 control register ..... 1-46
Fig. 38 Block diagram of serial I/O2 ..... 1-46
Fig. 39 Timing of serial I/O2. ..... 1-47
Fig. 40 Block diagram of clock synchronous serial I/O3 ..... 1-48
Fig. 41 Operation of clock synchronous serial I/O3 ..... 1-48
Fig. 42 Block diagram of UART serial I/O3 ..... 1-49
Fig. 43 Operation of UART serial I/O3 ..... 1-49
Fig. 44 Structure of serial I/O3 control registers ..... 1-51
Fig. 45 Timing of PWM period ..... 1-54
Fig. 46 Block diagram of PWM function ..... 1-54
Fig. 47 Structure of PWM control register ..... 1-55
Fig. 48 PWM output timing when PWM register or PWM prescaler is changed ..... 1-55
Fig. 49 Structure of AD/DA control register ..... 1-56
Fig. 50 Structure of 10-bit A/D mode reading ..... 1-56
Fig. 51 Block diagram of A/D converter ..... 1-57
Fig. 52 Block diagram of D/A converter ..... 1-58
Fig. 53 Equivalent connection circuit of D/A converter (DA1) ..... 1-58
Fig. 54 Block diagram of Watchdog timer ..... 1-59
Fig. 55 Structure of Watchdog timer control register ..... 1-59
Fig. 56 Block diagram of multi-master $I^{2} \mathrm{C}$-BUS interface ..... 1-60
Fig. 57 Structure of $I^{2} \mathrm{C}$ slave address registers 0 to 2 ..... 1-61
Fig. 58 Structure of $I^{2} \mathrm{C}$ clock control register ..... 1-62
Fig. 59 Structure of $I^{2} \mathrm{C}$ control register ..... 1-63
Fig. 60 Structure of $I^{2} \mathrm{C}$ status register ..... 1-65
Fig. 61 Interrupt request signal generating timing ..... 1-65
Fig. 62 START condition generating timing diagram ..... 1-66
Fig. 63 STOP condition generating timing diagram ..... 1-66
Fig. 64 START/STOP condition detecting timing diagram ..... 1-67
Fig. 65 STOP condition detecting timing diagram ..... 1-67
Fig. 66 Structure of $I^{2} \mathrm{C}$ START/STOP condition control register ..... 1-68
Fig. 67 Structure of $I^{2} \mathrm{C}$ special mode status register ..... 1-69
Fig. 68 Structure of $I^{2} \mathrm{C}$ special mode control register ..... 1-70
Fig. 69 Address data communication format ..... 1-71
Fig. 70 Reset circuit example ..... 1-74
Fig. 71 Reset sequence ..... 1-74
Fig. 72 Internal status at reset ..... 1-75
Fig. 73 Ceramic resonator circuit ..... 1-77
Fig. 74 External clock input circuit ..... 1-77
Fig. 75 System clock generating circuit block diagram ..... 1-78
Fig. 76 State transitions of system clock ..... 1-79
Fig. 77 Block diagram of built-in flash memory ..... 1-81
Fig. 78 Structure of flash memory control register 0 ..... 1-82
Fig. 79 Structure of flash memory control register 1 ..... 1-82
Fig. 80 Structure of flash memory control register 2 ..... 1-83
Fig. 81 CPU rewrite mode set/release flowchart ..... 1-83
Fig. 82 Program flowchart ..... 1-85
Fig. 83 Erase flowchart ..... 1-86
Fig. 84 Full status check flowchart and remedial procedure for errors ..... 1-88
Fig. 85 Structure of ROM code protect control address ..... 1-89
Fig. 86 ID code store addresses ..... 1-90
Fig. 87 Connection for standard serial I/O mode 1 (M38049FFHFP/HP/KP) ..... 1-94
Fig. 88 Connection for standard serial I/O mode 2 (M38049FFHFP/HP/KP) ..... 1-95
Fig. 89 Connection for standard serial I/O mode 1 (M38049FFHSP) ..... 1-96
Fig. 90 Connection for standard serial I/O mode 2 (M38049FFHSP) ..... 1-97
Fig. 91 Operating waveform for standard serial I/O mode 1 ..... 1-98
Fig. 92 Operating waveform for standard serial I/O mode 2 ..... 1-98
Fig. 93 Timing chart after an interrupt occurs ..... 1-102
Fig. 94 Time up to execution of the interrupt processing routine ..... 1-102
Fig. 95 A/D conversion equivalent circuit ..... 1-104
Fig. 96 A/D conversion timing chart ..... 1-105

## CHAPTER 2 APPLICATION

Fig. 2.1.1 Memory map of I/O port relevant registers ..............................................................2-2
Fig. 2.1.2 Structure of Port $\mathrm{Pi}(\mathrm{i}=0$ to 6)................................................................................2-3
Fig. 2.1.3 Structure of Port Pi direction register ( $\mathrm{i}=0$ to 6) .................................................2-3
Fig. 2.1.4 Structure of Port Pi pull-up control register ( $\mathrm{i}=0,1,2,4,5,6$ )....................... 2-4
Fig. 2.1.5 Structure of Port P3 pull-up control register ........................................................... 2-4
Fig. 2.2.1 Memory map of registers relevant to interrupt .......................................................2-8
Fig. 2.2.2 Structure of Interrupt source selection register ...................................................... 2-8
Fig. 2.2.3 Structure of Interrupt edge selection register ......................................................... 2-9
Fig. 2.2.4 Structure of Interrupt request register 1 .................................................................. 2-9
Fig. 2.2.5 Structure of Interrupt request register 2 .................................................................2-10
Fig. 2.2.6 Structure of Interrupt control register 1 ..................................................................2-10
Fig. 2.2.7 Structure of Interrupt control register 2 ..................................................................2-11
Fig. 2.2.8 Interrupt operation diagram......................................................................................2-13
Fig. 2.2.9 Changes of stack pointer and program counter upon acceptance of interrupt request .... 2-14
Fig. 2.2.10 Time up to execution of interrupt processing routine.........................................2-15
Fig. 2.2.11 Timing chart after acceptance of interrupt request .............................................2-15
Fig. 2.2.12 Interrupt control diagram ........................................................................................2-16
Fig. 2.2.13 Example of multiple interrupts............................................................................... 2-18
Fig. 2.2.14 Sequence of changing relevant register ...............................................................2-20
Fig. 2.2.15 Sequence of check of interrupt request bit......................................................... 2-21
Fig. 2.3.1 Memory map of registers relevant to timers ...........................................................2-22
Fig. 2.3.2 Structure of Prescaler 12, Prescaler X, Prescaler Y ............................................ 2-23
Fig. 2.3.3 Structure of Timer 1 ................................................................................................. 2-23
Fig. 2.3.4 Structure of Timer 2, Timer X, Timer Y ................................................................ 2-24
Fig. 2.3.5 Structure of Timer Z (low-order, high-order) ........................................................... 2-24
Fig. 2.3.6 Structure of Timer XY mode register ...................................................................... 2-25
Fig. 2.3.7 Structure of Timer Z mode register........................................................................ 2-26
Fig. 2.3.8 Structure of Timer $12, \mathrm{X}$ count source selection register .................................... 2-28
Fig. 2.3.9 Structure of Timer $Y$, Z count source selection register ...................................... 2-28
Fig. 2.3.10 Structure of Interrupt source selection register ................................................... 2-29
Fig. 2.3.11 Structure of Interrupt request register 1 ................................................................2-30
Fig. 2.3.12 Structure of Interrupt request register 2 ................................................................2-30
Fig. 2.3.13 Structure of Interrupt control register 1 .................................................................2-31
Fig. 2.3.14 Structure of Interrupt control register 2 .................................................................2-31
Fig. 2.3.15 Timers connection and setting of division ratios ................................................. 2-33
Fig. 2.3.16 Relevant registers setting ........................................................................................2-33
Fig. 2.3.17 Control procedure......................................................................................................2-34
Fig. 2.3.18 Peripheral circuit example........................................................................................2-35
Fig. 2.3.19 Timers connection and setting of division ratios ................................................. 2-35
Fig. 2.3.20 Relevant registers setting ........................................................................................2-36
Fig. 2.3.21 Control procedure.................................................................................................... 2-37
Fig. 2.3.22 Judgment method of valid/invalid of input pulses ...............................................2-38
Fig. 2.3.23 Relevant registers setting ........................................................................................2-39
Fig. 2.3.24 Control procedure.................................................................................................... 2-40
Fig. 2.3.25 Timers connection and setting of division ratios ................................................. 2-41
Fig. 2.3.26 Relevant registers setting .......................................................................................2-42
Fig. 2.3.27 Control procedure (1) ............................................................................................. 2-43
Fig. 2.3.28 Control procedure (2) ............................................................................................. 2-44
Fig. 2.4.1 Memory map of registers relevant to Serial I/O .................................................... 2-47
Fig. 2.4.2 Structure of Transmit/Receive buffer register 1 and Transmit/Receive buffer register 3 .. 2-48
Fig. 2.4.3 Structure of Serial I/O1 status register and Serial I/O3 status register ..... 2-48
Fig. 2.4.4 Structure of Serial I/O1 control register ..... 2-49
Fig. 2.4.5 Structure of Serial I/O3 control register ..... 2-50
Fig. 2.4.6 Structure of UART1 control register ..... 2-51
Fig. 2.4.7 Structure of UART3 control register ..... 2-51
Fig. 2.4.8 Structure of Baud rate generator 1 and Baud rate generator 3 ..... 2-52
Fig. 2.4.9 Structure of Serial I/O2 control register ..... 2-52
Fig. 2.4.10 Structure of Serial I/O2 register ..... 2-53
Fig. 2.4.11 Structure of Interrupt source selection register ..... 2-53
Fig. 2.4.12 Structure of Interrupt request register 1 ..... 2-54
Fig. 2.4.13 Structure of Interrupt request register 2 ..... 2-54
Fig. 2.4.14 Structure of Interrupt control register 1 ..... 2-55
Fig. 2.4.15 Structure of Interrupt control register 2 ..... 2-55
Fig. 2.4.16 Serial I/O connection examples (1) ..... 2-56
Fig. 2.4.17 Serial I/O connection examples (2) ..... 2-57
Fig. 2.4.18 Serial I/O transfer data format ..... 2-58
Fig. 2.4.19 Connection diagram ..... 2-61
Fig. 2.4.20 Timing chart (using clock synchronous serial I/O) ..... 2-61
Fig. 2.4.21 Registers setting relevant to transmitting side ..... 2-62
Fig. 2.4.22 Registers setting relevant to receiving side ..... 2-63
Fig. 2.4.23 Control procedure of transmitting side ..... 2-64
Fig. 2.4.24 Control procedure of receiving side ..... 2-65
Fig. 2.4.25 Connection diagrams ..... 2-66
Fig. 2.4.26 Timing chart (serial I/O1) ..... 2-66
Fig. 2.4.27 Registers setting relevant to serial I/O1 ..... 2-67
Fig. 2.4.28 Setting of serial I/O1 transmission data ..... 2-67
Fig. 2.4.29 Control procedure of serial I/O1 ..... 2-68
Fig. 2.4.30 Registers setting relevant to serial I/O2 ..... 2-69
Fig. 2.4.31 Setting of serial I/O2 transmission data ..... 2-69
Fig. 2.4.32 Control procedure of serial I/O2 ..... 2-70
Fig. 2.4.33 Connection diagram ..... 2-71
Fig. 2.4.34 Timing chart ..... 2-72
Fig. 2.4.35 Relevant registers setting ..... 2-72
Fig. 2.4.36 Control procedure of master unit ..... 2-73
Fig. 2.4.37 Control procedure of slave unit ..... 2-74
Fig. 2.4.38 Connection diagram (Communication using UART) ..... 2-75
Fig. 2.4.39 Timing chart (using UART) ..... 2-75
Fig. 2.4.40 Registers setting relevant to transmitting side ..... 2-77
Fig. 2.4.41 Registers setting relevant to receiving side ..... 2-78
Fig. 2.4.42 Control procedure of transmitting side ..... 2-79
Fig. 2.4.43 Control procedure of receiving side ..... 2-80
Fig. 2.4.44 Sequence of setting serial I/Oi (i = 1, 3) control register again ..... 2-82
Fig. 2.5.1 Memory map of registers relevant to $I^{2} \mathrm{C}$-BUS interface ..... 2-84
Fig. 2.5.2 Structure of MISRG ..... 2-85
Fig. 2.5.3 Structure of $I^{2} \mathrm{C}$ data shift register ..... 2-85
Fig. 2.5.4 Structure of $I^{2} \mathrm{C}$ special mode status register ..... 2-86
Fig. 2.5.5 Structure of $I^{2} \mathrm{C}$ status register. ..... 2-87
Fig. 2.5.6 Structure of $I^{2} \mathrm{C}$ control register ..... 2-88
Fig. 2.5.7 Structure of $\mathrm{I}^{2} \mathrm{C}$ clock control register ..... 2-89
Fig. 2.5.8 Structure of $I^{2} \mathrm{C}$ START/STOP condition control register ..... 2-90
Fig. 2.5.9 Structure of $I^{2} \mathrm{C}$ special mode control register ..... 2-90
Fig. 2.5.10 Structure of $\mathrm{I}^{2} \mathrm{C}$ slave address register $\mathrm{i}(\mathrm{i}=0$ to 2 ) ..... 2-91
Fig. 2.5.11 Structure of Interrupt source selection register ..... 2-91
Fig. 2.5.12 Structure of Interrupt request register 1 ..... 2-92
Fig. 2.5.13 Structure of Interrupt request register 2 ..... 2-92
Fig. 2.5.14 Structure of Interrupt control register 1 ..... 2-93
Fig. 2.5.15 Structure of Interrupt control register 2 ..... 2-93
Fig. 2.5.16 $\mathrm{I}^{2} \mathrm{C}$-BUS connection structure ..... 2-94
Fig. 2.5.17 $\mathrm{I}^{2} \mathrm{C}$-BUS communication format example ..... 2-95
Fig. 2.5.18 RESTART condition of master reception ..... 2-96
Fig. 2.5.19 SCL waveforms when synchronizing clocks ..... 2-97
Fig. 2.5.20 Initial setting example for SMBUS communication ..... 2-99
Fig. 2.5.21 Read Word protocol communication as SMBUS master device ..... 2-100
Fig. 2.5.22 Generating of START condition and transmission process of slave address + write bit ..... 2-101
Fig. 2.5.23 Transmission process of command ..... 2-102
Fig. 2.5.24 Transmission process of RESTART condition and slave address + read bit... ..... 2-103
Fig. 2.5.25 Reception process of lower data ..... 2-104
Fig. 2.5.26 Reception process of upper data ..... 2-105
Fig. 2.5.27 Generating of STOP condition ..... 2-106
Fig. 2.5.28 Communication example as SMBUS slave device ..... 2-107
Fig. 2.5.29 Reception process of START condition and slave address ..... 2-108
Fig. 2.5.30 Reception process of command ..... 2-109
Fig. 2.5.31 Reception process of RESTART condition and slave address ..... 2-110
Fig. 2.5.32 Transmission process of lower data ..... 2-111
Fig. 2.5.33 Transmission process of upper data ..... 2-112
Fig. 2.5.34 Reception of STOP condition ..... 2-113
Fig. 2.6.1 Memory map of registers relevant to PWM ..... 2-118
Fig. 2.6.2 Structure of PWM control register ..... 2-118
Fig. 2.6.3 Structure of PWM prescaler ..... 2-119
Fig. 2.6.4 Structure of PWM register ..... 2-119
Fig. 2.6.5 Connection diagram ..... 2-120
Fig. 2.6.6 PWM output timing ..... 2-120
Fig. 2.6.7 Setting of relevant registers ..... 2-121
Fig. 2.6.8 PWM output ..... 2-121
Fig. 2.6.9 Control procedure ..... 2-122
Fig. 2.7.1 Memory map of registers relevant to A/D converter ..... 2-123
Fig. 2.7.2 Structure of AD/DA control register ..... 2-123
Fig. 2.7.3 Structure of AD conversion register 1 ..... 2-124
Fig. 2.7.4 Structure of AD conversion register 2 ..... 2-124
Fig. 2.7.5 Structure of Interrupt source selection register ..... 2-125
Fig. 2.7.6 Structure of Interrupt request register 2 ..... 2-126
Fig. 2.7.7 Structure of Interrupt control register 2 ..... 2-126
Fig. 2.7.8 Connection diagram ..... 2-127
Fig. 2.7.9 Relevant registers setting ..... 2-127
Fig. 2.7.10 Control procedure (10-bit A/D mode) ..... 2-128
Fig. 2.7.11 Connection diagram ..... 2-129
Fig. 2.7.12 Relevant registers setting ..... 2-129
Fig. 2.7.13 Control procedure ( 8 -bit A/D mode) ..... 2-130
Fig. 2.8.1 Memory map of registers relevant to D/A converter ..... 2-132
Fig. 2.8.2 Structure of Port P5 direction register ..... 2-133
Fig. 2.8.3 Structure of AD/DA control register ..... 2-133
Fig. 2.8.4 Structure of DAi converter register ..... 2-134
Fig. 2.8.5 Peripheral circuit example ..... 2-135
Fig. 2.8.6 Speaker output example ..... 2-135
Fig. 2.8.7 Relevant registers setting ..... 2-136
Fig. 2.8.8 Control procedure ..... 2-137
Fig. 2.9.1 Memory map of registers relevant to watchdog timer ..... 2-139
Fig. 2.9.2 Structure of Watchdog timer control register ..... 2-139
Fig. 2.9.3 Structure of CPU mode register ..... 2-140
Fig. 2.9.4 Watchdog timer connection and division ratio setting ..... 2-141
Fig. 2.9.5 Relevant registers setting ..... 2-142
Fig. 2.9.6 Control procedure ..... 2-142
Fig. 2.10.1 Example of poweron reset circuit ..... 2-143
Fig. 2.10.2 RAM backup system ..... 2-143
Fig. 2.11.1 Structure of CPU mode register ..... 2-145
Fig. 2.11.2 Connection diagram ..... 2-146
Fig. 2.11.3 Status transition diagram during power failure ..... 2-146
Fig. 2.11.4 Setting of relevant registers ..... 2-147
Fig. 2.11.5 Control procedure ..... 2-148
Fig. 2.12.1 Oscillation stabilizing time at restoration by reset input ..... 2-150
Fig. 2.12.2 Execution sequence example at restoration by occurrence of $\operatorname{INT} T_{0}$ interrupt request ..... 2-152
Fig. 2.12.3 Reset input time ..... 2-154
Fig. 2.13.1 Memory map of M38049FFHSP/FP/HP/KP ..... 2-156
Fig. 2.13.2 Memory map of registers relevant to flash memory ..... 2-157
Fig. 2.13.3 Structure of Flash memory control register 0 ..... 2-157
Fig. 2.13.4 Structure of Flash memory control register 1 ..... 2-158
Fig. 2.13.5 Structure of Flash memory control register 2 ..... 2-158
Fig. 2.13.6 Rewrite example of built-in flash memory in standard serial I/O mode ..... 2-162
Fig. 2.13.7 Connection example in standard serial I/O mode (1) ..... 2-163
Fig. 2.13.8 Connection example in standard serial I/O mode (2) ..... 2-163
Fig. 2.13.9 Connection example in standard serial I/O mode (3) ..... 2-164
Fig. 2.13.10 Example of rewrite system for built-in flash memory in CPU rewrite mode (single- chip mode) ..... 2-165
CHAPTER 3 APPENDIX
Fig. 3.1.1 Circuit for measuring output switching characteristics (1) ..... 3-12
Fig. 3.1.2 Circuit for measuring output switching characteristics (2) ..... 3-12
Fig. 3.1.3 Timing diagram (in single-chip mode) ..... 3-13
Fig. 3.1.4 Timing diagram of multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS ..... 3-14
Fig. 3.2.1 Power source current standard characteristics (in high-speed mode) ..... 3-15
Fig. 3.2.2 Power source current standard characteristics (in middle-speed mode) ..... 3-15
Fig. 3.2.3 Power source current standard characteristics (in low-speed mode) ..... 3-16
Fig. 3.2.4 Power source current standard characteristics (in high-speed mode, $f\left(X_{i v}\right)=16.8$ MHz , WAIT state) ..... 3-16
Fig. 3.2.5 Power source current standard characteristics (in middle-speed mode, $f\left(X_{\text {IN }}\right)=16.8$ MHz , WAIT state) ..... 3-17
Fig. 3.2.6 Power source current standard characteristics (in low-speed mode, WAIT state) ..... 3-17
Fig. 3.2.7 Power source current standard characteristics (in high-speed mode, $f\left(X_{i v}\right)=16.8$ $\mathrm{MHz}, \mathrm{A} / \mathrm{D}$ converter operating) ..... 3-18
Fig. 3.2.8 Power source current standard characteristics (at oscillation stopping) ..... 3-18
Fig. 3.2.9 CMOS output port P-channel side characteristics ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ ) ..... 3-19
Fig. 3.2.10 CMOS output port N -channel side characteristics ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ ) ..... 3-19
Fig. 3.2.11 N -channel open-drain output port N -channel side characteristics ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ ) ..... 3-20
Fig. 3.2.12 CMOS large current output port N -channel side characteristics ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ ). ..... 3-20
Fig. 3.2.13 CMOS input port at pull-up characteristics ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ ) ..... 3-21
Fig. 3.2.14 A/D conversion standard characteristics $(f(X i n)=8 \mathrm{MHz})$ ..... 3-23
Fig. 3.2.15 A/D conversion standard characteristics $\left(f\left(X_{\text {in }}\right)=12 \mathrm{MHz}\right)$ ..... 3-24
Fig. 3.2.16 A/D conversion standard characteristics $(f(X i n)=16 M H z)$ ..... 3-25
Fig. 3.2.17 D/A conversion standard characteristics ..... 3-26
Fig. 3.3.1 Sequence of changing relevant register ..... 3-29
Fig. 3.3.2 Sequence of check of interrupt request bit ..... 3-30
Fig. 3.3.3 Sequence of setting serial I/Oi ( $\mathrm{i}=1,3$ ) control register again ..... 3-33
Fig. 3.3.4 Ceramic resonator circuit ..... 3-38
Fig. 3.3.5 Initialization of processor status register ..... 3-40
Fig. 3.3.6 Sequence of PLP instruction execution ..... 3-41
Fig. 3.3.7 Stack memory contents after PHP instruction execution ..... 3-41
Fig. 3.3.8 Status flag at decimal calculations ..... 3-41
Fig. 3.4.1 Wiring for the RESET pin ..... 3-43
Fig. 3.4.2 Wiring for clock I/O pins ..... 3-44
Fig. 3.4.3 Wiring for CNVss pin .....  3-44
Fig. 3.4.4 Bypass capacitor across the $\mathrm{V}_{\text {ss }}$ line and the Vcc line ..... 3-45
Fig. 3.4.5 Analog signal line and a resistor and a capacitor ..... 3-46
Fig. 3.4.6 Wiring for a large current signal line ..... 3-47
Fig. 3.4.7 Wiring of signal lines where potential levels change frequently ..... 3-47
Fig. 3.4.8 Vss pattern on the underside of an oscillator ..... 3-48
Fig. 3.4.9 Setup for I/O ports ..... 3-48
Fig. 3.4.10 Watchdog timer by software ..... 3-49
Fig. 3.5.1 Structure of Port Pi ..... 3-50
Fig. 3.5.2 Structure of Port Pi direction register ..... 3-50
Fig. 3.5.3 Structure of Timer 12, X count source selection register ..... 3-51
Fig. 3.5.4 Structure of Timer Y, Z count source selection register ..... 3-52
Fig. 3.5.5 Structure of MISRG ..... 3-53
Fig. 3.5.6 Structure of $I^{2} C$ data shift register ..... 3-53
Fig. 3.5.7 Structure of $I^{2} \mathrm{C}$ special mode status register ..... 3-54
Fig. 3.5.8 Structure of $I^{2} \mathrm{C}$ status register ..... 3-55
Fig. 3.5.9 Structure of $\mathrm{I}^{2} \mathrm{C}$ control register ..... 3-56
Fig. 3.5.10 Structure of $\mathrm{I}^{2} \mathrm{C}$ clock control register ..... 3-57
Fig. 3.5.11 Structure of ${ }^{2} \mathrm{C}$ START/STOP condition control register ..... 3-58
Fig. 3.5.12 Structure of $I^{2} \mathrm{C}$ special mode control register ..... 3-58
Fig. 3.5.13 Structure of Transmit/Receive buffer register 1, Transmit/Receive buffer register 3 ..... 3-59
Fig. 3.5.14 Structure of Serial I/O1 status register, Serial I/O3 status register ..... 3-59
Fig. 3.5.15 Structure of Serial I/O1 control register ..... 3-60
Fig. 3.5.16 Structure of UART1 control register ..... 3-61
Fig. 3.5.17 Structure of Baud rate generator i ..... 3-61
Fig. 3.5.18 Structure of Serial I/O2 control register ..... 3-62
Fig. 3.5.19 Structure of Watchdog timer control register ..... 3-62
Fig. 3.5.20 Structure of Serial I/O2 register ..... 3-63
Fig. 3.5.21 Structure of Prescaler 12, Prescaler X, Prescaler Y ..... 3-63
Fig. 3.5.22 Structure of Timer 1 ..... 3-64
Fig. 3.5.23 Structure of Timer 2, Timer X, Timer Y ..... 3-64
Fig. 3.5.24 Structure of Timer XY mode register ..... 3-65
Fig. 3.5.25 Structure of Timer Z low-order, Timer Z high-order ..... 3-66
Fig. 3.5.26 Structure of Timer $Z$ mode register ..... 3-66
Fig. 3.5.27 Structure of PWM control register ..... 3-68
Fig. 3.5.28 Structure of PWM prescaler ..... 3-68
Fig. 3.5.29 Structure of PWM register ..... 3-68
Fig. 3.5.30 Structure of Serial I/O3 control register ..... 3-69
Fig. 3.5.31 Structure of UART3 control register ..... 3-70
Fig. 3.5.32 Structure of AD/DA control register ..... 3-70
Fig. 3.5.33 Structure of AD conversion register 1 ..... 3-71
Fig. 3.5.34 Structure of DAi conversion register ( $\mathrm{i}=1,2$ ) ..... 3-71
Fig. 3.5.35 Structure of AD conversion register 2 ..... 3-71
Fig. 3.5.36 Structure of Interrupt source selection register ..... 3-72
Fig. 3.5.37 Structure of Interrupt edge selection register ..... 3-73
Fig. 3.5.38 Structure of CPU mode register ..... 3-73
Fig. 3.5.39 Structure of Interrupt request register 1 ..... 3-74
Fig. 3.5.40 Structure of Interrupt request register 2 ..... 3-74
Fig. 3.5.41 Structure of Interrupt control register 1 ..... 3-75
Fig. 3.5.42 Structure of Interrupt control register 2 ..... 3-75
Fig. 3.5.43 Structure of Flash memory control register 0 ..... 3-76
Fig. 3.5.44 Structure of Flash memory control register 1 ..... 3-77
Fig. 3.5.45 Structure of Flash memory control register 2 ..... 3-77
Fig. 3.5.46 Structure of Port Pi pull-up control register ( $\mathrm{i}=0$ to 2,4 to 6 ) ..... 3-78
Fig. 3.5.47 Structure of Port P3 pull-up control register ..... 3-78
Fig. 3.5.48 Structure of $I^{2} C$ slave address register $\mathrm{i}(\mathrm{i}=0$ to 2$)$ ..... 3-79

## List of tables

CHAPTER 1 HARDWARE
Table 1 Support products ..... 1-2
Table 2 Pin description ..... 1-5
Table 3 Push and pop instructions of accumulator or processor status register ..... 1-9
Table 4 Set and clear instructions of each bit of processor status register ..... 1-10
Table 5 I/O port function ..... 1-15
Table 6 Interrupt vector addresses and priority ..... 1-24
Table 7 Multi-master $I^{2} C$-BUS interface functions ..... 1-60
Table 8 Set values of $I^{2} \mathrm{C}$ clock control register and SCL frequency ..... 1-62
Table 9 START condition generating timing table ..... 1-66
Table 10 STOP condition generating timing table ..... 1-66
Table 11 START condition/STOP condition detecting conditions ..... 1-67
Table 12 Recommended set value to START/STOP condition set bits (SSC4-SSC0) for each oscillation frequency ..... 1-68
Table 13 Summary of 3804 group (spec. H) ..... 1-80
Table 14 State of E/W inhibition function ..... 1-83
Table 15 List of software commands (CPU rewrite mode) ..... 1-85
Table 16 Definition of each bit in status register ..... 1-87
Table 17 Description of pin function (Flash Memory Serial I/O Mode 1) ..... 1-93
Table 18 Description of pin function (Flash Memory Serial I/O Mode 2) ..... 1-93
Table 19 Interrupt sources, vector addresses and priority ..... 1-101
Table 20 Relative formula for a reference voltage $V_{\text {ref }}$ of $A / D$ converter and $V_{\text {ref }}$ (at 10-bit $A /$ D mode) ..... 1-103
Table 21 Relative formula for a reference voltage $V_{\text {ref }}$ of $A / D$ converter and $V_{\text {ref }}$ (at 8 -bit $A /$ D mode) ..... 1-103
Table 22 Change of AD conversion register during A/D conversion (at 10-bit A/D mode). 1-103Table 23 Change of $A D$ conversion register during $A / D$ conversion (at 8 -bit $A / D$ mode) ... 1-104
CHAPTER 2 APPLICATION
Table 2.1.1 Termination of unused pins (in single-chip mode) ..... 2-5
Table 2.2.1 Interrupt sources, vector addresses and priority ..... 2-12
Table 2.2.2 List of interrupt bits according to interrupt source ..... 2-17
Table 2.3.1 CNTRo/CNTR ${ }_{1}$ active edge switch bit function ..... 2-25
Table 2.3.2 CNTR $_{2}$ active edge switch bit function ..... 2-27
Table 2.4.1 Pin function in clock synchronous serial I/O mode ..... 2-60
Table 2.4.2 Pin function in UART mode ..... 2-60
Table 2.4.3 Pin function in clock synchronous serial I/O mode ..... 2-60
Table 2.4.4 Setting examples of Baud rate generator (BRG) values and transfer bit rate values ..... 2-76
Table 2.12.1 State in stop mode ..... 2-149
Table 2.12.2 State in wait mode ..... 2-153
Table 2.13.1 Parallel unit when parallel programming (when using EFP-I provided by Suisei Electronics System Co., Ltd.) ..... 2-159
Table 2.13.2 Connection example to programmer when serial programming (4 wires) ..... 2-159

## CHAPTER 3 APPENDIX

Table 3.1.1 Absolute maximum ratings ..... 3-2
Table 3.1.2 Recommended operating conditions (1) ..... 3-3
Table 3.1.3 Recommended operating conditions (2) ..... 3-4
Table 3.1.4 Recommended operating conditions (3) ..... 3-5
Table 3.1.5 Electrical characteristics (1) ..... 3-6
Table 3.1.6 Electrical characteristics (2) ..... 3-7
Table 3.1.7 A/D converter recommended operating conditions ..... 3-8
Table 3.1.8 A/D converter characteristics ..... 3-8
Table 3.1.9 D/A converter characteristics ..... 3-8
Table 3.1.10 Power source circuit timing characteristics ..... 3-8
Table 3.1.11 Timing requirements (1) ..... 3-9
Table 3.1.12 Timing requirements (2) ..... 3-10
Table 3.1.13 Switching characteristics ..... 3-11
Table 3.1.14 Multi-master $I^{2} \mathrm{C}$-BUS bus line characteristics ..... 3-14
Table 3.5.1 CNTR ${ }_{0}$ CNTR $_{1}$ active edge switch bit function ..... 3-65
Table 3.5.2 CNTR2 active edge switch bit function ..... 3-67

## CHAPTER 1

## HARDWARE

DESCRIPTION FEATURES PIN CONFIGURATION FUNCTIONAL BLOCK PIN DESCRIPTION PART NUMBERING GROUP EXPANSION FUNCTIONAL DESCRIPTION NOTES ON PROGRAMMING NOTES ON USAGE DATA REQUIRED FOR MASK ORDERS FUNCTIONAL DESCRIPTION SUPPLEMENT

## DESCRIPTION

The 3804 group (Spec. H) is the 8-bit microcomputer based on the 740 family core technology.
The 3804 group (Spec. H) is designed for household products, office automation equipment, and controlling systems that require analog signal processing, including the A/D converter and D/A converters.

## FEATURES

- Basic machine-language instructions
- Minimum instruction execution time $\qquad$ $0.24 \mu \mathrm{~s}$
(at 16.8 MHz oscillation frequency)
- Memory size
$\qquad$ RAM . 2048 bytes
- Programmable input/output ports 56
- Software pull-up resistors Built-in
- Interrupts

21 sources, 16 vectors
(external 8, internal 12, software 1 )

- Timers

16 -bit $\times 1$
8 -bit $\times 4$
(with 8-bit prescaler)

- Watchdog timer ........................................................................... $\times 1$
- Serial interface

Serial I/O1, 3 ............... 8-bit $\times 2$ (UART or Clock-synchronized)
Serial I/O2 8-bit $\times 1$ (Clock-synchronized)

- PWM $\qquad$ .8-bit $\times 1$ (with 8-bit prescaler)
- Multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface 1 channel
- A/D converter 10 -bit $\times 16$ channels
(8-bit reading enabled)
- D/A converter $\qquad$ 8 -bit $\times 2$ channels
- LED direct drive port $\qquad$
- Clock generating circuit. $\qquad$ Built-in 2 circuits (connect to external ceramic resonator or quartz-crystal oscillator)
- Power source voltage

In high-speed mode
At 16.8 MHz oscillation frequency ............................ 4.5 to 5.5 V
At 12.5 MHz oscillation frequency ............................ 4.0 to 5.5 V
At 8.4 MHz oscillation frequency) ............................. 2.7 to 5.5 V
In middle-speed mode
At 16.8 MHz oscillation frequency ............................ 4.5 to 5.5 V
At 12.5 MHz oscillation frequency ............................. 2.7 to 5.5 V
In low-speed mode
At 32 kHz oscillation frequency ................................. 2.7 to 5.5 V

- Power dissipation

In high-speed mode $\qquad$ 27.5 mW (typ.) (at 16.8 MHz oscillation frequency, at 5 V power source voltage) In low-speed mode $\qquad$ $1200 \mu \mathrm{~W}$ (typ.)
(at 32 kHz oscillation frequency, at 3 V power source voltage)

- Operating temperature range.
-20 to $85^{\circ} \mathrm{C}$
- Packages

SP. $\qquad$ 64P4B (64-pin 750 mil SDIP)
FP $\qquad$ 64P6N-A (64-pin $14 \times 14 \mathrm{~mm}$ QFP)
HP 64P6Q-A (64-pin $10 \times 10 \mathrm{~mm}$ LQFP)
KP $\qquad$ 64P6U-A (64-pin $14 \times 14 \mathrm{~mm}$ LQFP)
<Flash memory mode>

- Power source voltage
$\mathrm{Vcc}=2.7$ to 5.5 V
- Program/Erase voltage $\mathrm{Vcc}=2.7$ to 5.5 V
- Programming method Programming in unit of byte
- Erasing method $\qquad$ Block erasing
- Program/Erase control by software command
- Number of times for programming/erasing


## CNotes

Cannot be used for application embedded in the MCU card.

Currently support products are listed below.

Table 1 Support products

| Product name | Flash memory size (bytes) | RAM size (bytes) | Package | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| M38049FFHSP | 61440 | 2048 | 64P4B | $\mathrm{Vcc}=2.7$ to 5.5 V |
| M38049FFHFP |  |  | 64P6N-A |  |
| M38049FFHHP |  |  | 64P6Q-A |  |
| M38049FFHKP |  |  | 64P6U-A |  |

## PIN CONFIGURATION (TOP VIEW)



Package type : 64P6N-A/64P6Q-A/64P6U-A
Fig. 13804 group (Spec. H) pin configuration

PIN CONFIGURATION (TOP VIEW)


Fig. 23804 group (Spec. H) pin configuration

FUNCTIONAL BLOCK


Fig. 3 Functional block diagram

PIN DESCRIPTION
Table 2 Pin description

| Pin | Name | Functions | Function except a port function |
| :---: | :---: | :---: | :---: |
| Vcc, Vss | Power source | - Apply voltage of 2.7 V-5.5 V to Vcc, and 0 V to Vss. |  |
| CNVss | CNVss input | -This pin controls the operation mode of the chip. <br> - Normally connected to Vss. |  |
| Vref | Reference voltage | -Reference voltage input pin for A/D and D/A converters. |  |
| AVss | Analog power source | -Analog power source input pin for A/D and D/A converters. <br> -Connect to Vss. |  |
| RESET | Reset input | -Reset input pin for active "L". |  |
| XIn | Clock input | - Input and output pins for the clock generating circuit. <br> -Connect a ceramic resonator or quartz-crystal oscillator between the XIN and Xout pins to set the oscillation frequency. <br> -When an external clock is used, connect the clock source to the XIN pin and leave the XOUT pin open. |  |
| $\begin{aligned} & \text { P00/AN8- } \\ & \text { P07/AN15 } \end{aligned}$ | I/O port P0 | -8-bit CMOS I/O port. <br> -//O direction register allows each pin to be individually programmed as either input or output. <br> -CMOS compatible input level. <br> -CMOS 3-state output structure. <br> -Pull-up control is enabled in a bit unit. <br> -P20-P27 are enabled to output large current for LED drive. |  |
| P10/INT41 P11/INT01 | I/O port P1 |  |  |
| P12-P17 |  |  |  |
| P20-P27 | I/O port P2 |  |  |
| $\begin{aligned} & \text { P30/DA1 } \\ & \text { P31/DA2 } \end{aligned}$ | I/O port P3 | -8-bit CMOS I/O port. <br> -I/O direction register allows each pin to be individually programmed as either input or output. <br> -CMOS compatible input level. <br> -P32 to P33 can be switched between CMOS compatible input level or SMBUS input level in the $I^{2} \mathrm{C}$-BUS interface function. <br> -P30, P31, P34-P37 are CMOS 3-state output structure. <br> -P32, P33 are N-channel open-drain output structure. <br> -Pull-up control of P30, P31, P34-P37 is enabled in a bit unit. | -D/A converter input pin |
| $\begin{aligned} & \text { P32/SDA } \\ & \text { P33/SCL } \end{aligned}$ |  |  | $\cdot 1^{2} \mathrm{C}$-BUS interface function pins |
| $\begin{aligned} & \text { P34/RxD3 } \\ & \text { P35/TxD3 } \\ & \text { P36/SCLK3 } \\ & \text { P37/SRDY3 } \end{aligned}$ |  |  | -Serial I/O3 function pin |
| P40/INT40/ <br> Xcout <br> P41/INToo/ <br> XCIN | I/O port P4 | -8-bit CMOS I/O port. <br> - $/$ O direction register allows each pin to be individually programmed as either input or output. <br> -CMOS compatible input level. <br> -CMOS 3-state output structure. <br> - Pull-up control is enabled in a bit unit. | - Interrupt input pin <br> - Sub-clock generating I/O pin (resonator connected) |
| $\begin{aligned} & \mathrm{P} 42 / \mathrm{INT} 1 \\ & \mathrm{P} 43 / \mathrm{INT} \text { 2 } \end{aligned}$ |  |  | - Interrupt input pin |
| $\begin{aligned} & \hline \text { P44/RxD1 } \\ & \text { P45/TxD1 } \\ & \text { P46/ScLK1 } \\ & \hline \end{aligned}$ |  |  | - Serial l/O1 function pin |
| $\mathrm{P} 47 / \overline{\mathrm{SRDY}}$ /CNTR2 |  |  | - Serial I/O1, timer Z function pin |
| $\begin{aligned} & \text { P50/SIN2 } \\ & \text { P51/SOUT2 } \\ & \text { P52/SCLK2 } \\ & \text { P53/SRDY2 } \end{aligned}$ | I/O port P5 | -8-bit CMOS I/O port. <br> -I/O direction register allows each pin to be individually programmed as either input or output. <br> -CMOS compatible input level. <br> -CMOS 3-state output structure. <br> -Pull-up control is enabled in a bit unit. | -Serial I/O2 function pin |
| P54/CNTR0 |  |  | - Timer X function pin |
| P55/CNTR1 |  |  | - Timer Y function pin |
| P56/PWM |  |  | -PWM output pin |
| P57/INT3 |  |  | - Interrupt input pin |
| $\begin{aligned} & \text { P60/AN0- } \\ & \text { P67/AN7 } \end{aligned}$ | I/O port P6 |  | -A/D converter input pin |

## PART NUMBERING

Product name


Fig. 4 Part numbering

## GROUP EXPANSION

Renesas plans to expand the 3804 group (Spec. H) as follows.
Memory Size
Flash memory size 60 K bytes
RAM size 2048 bytes

## Packages

| 64P4B .................................... 64-pin shrink plastic-molded DIP |  |
| :---: | :---: |
| 64P6N-A ................................ 0.8 mm-pitch plastic molded QFP |  |
| 64P6Q-A | 0.5 mm-pitch plastic molded LQFP |
| 64 P 6 L | 0.8 mm-pitch plastic molded LQFP |

## Memory Expansion Plan



Fig. 5 Memory expansion plan

## FUNCTIONAL DESCRIPTION CENTRAL PROCESSING UNIT (CPU)

The 3804 group (Spec. H) uses the standard 740 Family instruction set. Refer to the table of 740 Family addressing modes and machine instructions or the 740 Family Software Manual for details on the instruction set.
Machine-resident 740 Family instructions are as follows:
The FST and SLW instructions cannot be used.
The STP, WIT, MUL, and DIV instructions can be used.

## [Accumulator (A)]

The accumulator is an 8-bit register. Data operations such as data transfer, etc. are executed mainly through the accumulator.

## [Index Register X (X)]

The index register X is an 8-bit register. In the index addressing modes, the value of the OPERAND is added to the contents of register $X$ and specifies the real address.

## [Index Register Y (Y)]

The index register Y is an 8 -bit register. In partial instruction, the value of the OPERAND is added to the contents of register $Y$ and specifies the real address.

## [Stack Pointer (S)]

The stack pointer is an 8-bit register used during subroutine calls and interrupts. This register indicates start address of stored area (stack) for storing registers during subroutine calls and interrupts. The low-order 8 bits of the stack address are determined by the contents of the stack pointer. The high-order 8 bits of the stack address are determined by the stack page selection bit. If the stack page selection bit is " 0 ", the high-order 8 bits becomes "0016". If the stack page selection bit is " 1 ", the high-order 8 bits becomes "0116".
The operations of pushing register contents onto the stack and popping them from the stack are shown in Figure 7.
Store registers other than those described in Figure 6 with program when the user needs them during interrupts or subroutine calls (see Table 3).

## [Program Counter (PC)]

The program counter is a 16-bit counter consisting of two 8-bit registers PCH and PCL. It is used to indicate the address of the next instruction to be executed.


Fig. 6740 Family CPU register structure


Note: Condition for acceptance of an interrupt $\rightarrow$ Interrupt enable flag is "1"

Fig. 7 Register push and pop at interrupt generation and subroutine call
Table 3 Push and pop instructions of accumulator or processor status register

|  | Push instruction to stack | Pop instruction from stack |
| :--- | :---: | :---: |
| Accumulator | PHA | PLA |
| Processor status register | PHP | PLP |

## [Processor status register (PS)]

The processor status register is an 8-bit register consisting of 5 flags which indicate the status of the processor after an arithmetic operation and 3 flags which decide MCU operation. Branch operations can be performed by testing the Carry (C) flag, Zero (Z) flag, Overflow (V) flag, or the Negative ( N ) flag. In decimal mode, the Z , $\mathrm{V}, \mathrm{N}$ flags are not valid.

## -Bit 0: Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.
-Bit 1: Zero flag (Z)
The $Z$ flag is set if the result of an immediate arithmetic operation or a data transfer is " 0 ", and cleared if the result is anything other than " 0 ".
-Bit 2: Interrupt disable flag (I)
The I flag disables all interrupts except for the interrupt generated by the BRK instruction.
Interrupts are disabled when the I flag is " 1 ".
-Bit 3: Decimal mode flag (D)
The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is " 0 "; decimal arithmetic is executed when it is " 1 ". Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can execute decimal arithmetic.
-Bit 4: Break flag (B)
The $B$ flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always " 0 ". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to " 1 ".
-Bit 5: Index X mode flag (T)
When the T flag is " 0 ", arithmetic operations are performed between accumulator and memory. When the T flag is " 1 ", direct arithmetic operations and direct data transfers are enabled between memory locations.
-Bit 6: Overflow flag (V)
The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128 . When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.

## -Bit 7: Negative flag (N)

The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

Table 4 Set and clear instructions of each bit of processor status register

|  | C flag | Z flag | I flag | D flag | B flag | T flag | V flag | N flag |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Set instruction | SEC | - | SEI | SED | - | SET | - | - |
| Clear instruction | CLC | - | CLI | CLD | - | CLT | CLV | - |

## [CPU Mode Register (CPUM)] 003B16

The CPU mode register contains the stack page selection bit, etc.
The CPU mode register is allocated at address 003B16.


Fig. 8 Structure of CPU mode register

## MISRG

(1) Bit 0 of address 001016: Oscillation stabilizing time set after STP instruction released bit
When the MCU stops the clock oscillation by the STP instruction and the STP instruction has been released by an external interrupt source, usually, the fixed values of Timer 1 and Prescaler 12 (Timer $1=0116$, Prescaler $12=$ FF16) are automatically reloaded in order for the oscillation to stabilize. The user can inhibit the automatic setting by setting " 1 " to bit 0 of MISRG (address 001016).
However, by setting this bit to " 1 ", the previous values, set just before the STP instruction was executed, will remain in Timer 1 and Prescaler 12. Therefore, you will need to set an appropriate value to each register, in accordance with the oscillation stabilizing time, before executing the STP instruction.
Figure 9 shows the structure of MISRG.
(2) Bits 1, 2, 3 of address 001016: Middle-speed Mode Automatic Switch Function
In order to switch the clock mode of an MCU which has a subclock, the following procedure is necessary:
set CPU mode register (003B16) --> start main clock oscillation --> wait for oscillation stabilization --> switch to middle-speed mode (or high-speed mode).
However, the 3804 group (Spec. H) has the built-in function which automatically switches from low to middle-speed mode either by the SCL/SDA interrupt or by program.
-Middle-speed mode automatic switch by SCL/SDA Interrupt The SCL/SDA interrupt source enables an automatic switch when the middle-speed mode automatic switch set bit (bit 1) of MISRG (address 001016) is set to " 1 ". The conditions for an automatic switch execution depend on the settings of bits 5 and 6 of the $1^{2} \mathrm{C}$ START/STOP condition control register (address 001616). Bit 5 is the SCL/SDA interrupt pin polarity selection bit and bit 6 is the SCL/SDA interrupt pin selection bit. The main clock oscillation stabilizing time can also be selected by middle-speed mode automatic switch wait time set bit (bit 2) of the MISRG.

## -Middle-speed mode automatic switch by program

The middle-speed mode can also be automatically switched by program while operating in low-speed mode. By setting the middle-speed automatic switch start bit (bit 3) of MISRG (address 001016) to " 1 " in the condition that the middle-speed mode automatic switch set bit is " 1 " while operating in low-speed mode, the MCU will automatically switch to middle-speed mode. In this case, the oscillation stabilizing time of the main clock can be selected by the middle-speed automatic switch wait time set bit (bit 2) of MISRG (address 001016).


Note 1: During operation in low-speed mode, it is possible automatically to switch to middle-speed mode owing to SCL/SDA interrupt.
2: When automatic switch to middle-speed mode from low-speed mode occurs, the values of CPU mode register (003B16) change.

Fig. 9 Structure of MISRG

## MEMORY

## Special Function Register (SFR) Area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

## RAM

The RAM is used for data storage and for stack area of subroutine calls and interrupts.

## ROM

The ROM area can program/erase.

## Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

## Zero Page

Access to this area with only 2 bytes is possible in the zero page addressing mode.

## Special Page

Access to this area with only 2 bytes is possible in the special page addressing mode.

RAM area

| RAM size <br> (bytes) | Address <br> XXXX16 |
| ---: | :--- |
| 192 | $00 \mathrm{FF}_{16}$ |
| 256 | $013 \mathrm{~F}_{16}$ |
| 384 | $01 \mathrm{BF}_{16}$ |
| 512 | $023 \mathrm{~F}_{16}$ |
| 640 | $02 B F_{16}$ |
| 768 | $033 \mathrm{~F}_{16}$ |
| 896 | $03 \mathrm{BF}_{16}$ |
| 1024 | $043 \mathrm{~F}_{16}$ |
| 1536 | $063 \mathrm{~F}_{16}$ |
| 2048 | $083 \mathrm{~F}_{16}$ |

ROM area

| ROM size <br> (bytes) | Address <br> YYYY16 |
| ---: | :---: |
| 4096 | F00016 |
| 8192 | E00016 |
| 12288 | D00016 |
| 16384 | C00016 |
| 20480 | B00016 |
| 24576 | A00016 |
| 28672 | 900016 |
| 32768 | 800016 |
| 36864 | 700016 |
| 40960 | 600016 |
| 45056 | 500016 |
| 49152 | 400016 |
| 53248 | 300016 |
| 57344 | 200016 |
| 61440 | 100016 |



Fig. 10 Memory map diagram

| 000016 | Port P0 (P0) |
| :---: | :---: |
| 000116 | Port P0 direction register (POD) |
| 000216 | Port P1 (P1) |
| 000316 | Port P1 direction register (P1D) |
| 000416 | Port P2 (P2) |
| 000516 | Port P2 direction register (P2D) |
| 000616 | Port P3 (P3) |
| 000716 | Port P3 direction register (P3D) |
| 000816 | Port P4 (P4) |
| 000916 | Port P4 direction register (P4D) |
| 000A16 | Port P5 (P5) |
| 000B16 | Port P5 direction register (P5D) |
| 000C16 | Port P6 (P6) |
| 000D16 | Port P6 direction register (P6D) |
| 000E16 | Timer 12, X count source selection register (T12XCSS) |
| 000F16 | Timer Y, Z count source selection register (TYZCSS) |
| 001016 | MISRG |
| 001116 | ${ }^{2} \mathrm{C}$ data shift register (SO) |
| 001216 | $\mathrm{I}^{2} \mathrm{C}$ special mode status register (S3) |
| 001316 | $1^{2} \mathrm{C}$ status register (S1) |
| 001416 | ${ }^{12} \mathrm{C}$ control register (S1D) |
| 001516 | ${ }^{12} \mathrm{C}$ clock control register (S2) |
| 001616 | ${ }^{1} \mathrm{C}$ C START/STOP condition control register (S2D) |
| 001716 | $1^{2} \mathrm{C}$ special mode control register (S3D) |
| 001816 | Transmit/Receive buffer register 1 (TB1/RB1) |
| 001916 | Serial I/O1 status register (SIO1STS) |
| 001A16 | Serial I/O1 control register (SIO1CON) |
| 001B16 | UART1 control register (UART1CON) |
| 001C16 | Baud rate generator 1 (BRG1) |
| 001D16 | Serial I/O2 control register (SIO2CON) |
| 001E16 | Watchdog timer control register (WDTCON) |
| 001F16 | Serial I/O2 register (SIO2) |


| 002016 | Prescaler 12 (PRE12) |
| :---: | :---: |
| 002116 | Timer 1 (T1) |
| 002216 | Timer 2 (T2) |
| 002316 | Timer XY mode register (TM) |
| 002416 | Prescaler X (PREX) |
| 002516 | Timer X (TX) |
| 002616 | Prescaler Y (PREY) |
| 002716 | Timer Y (TY) |
| 002816 | Timer Z low-order (TZL) |
| 002916 | Timer Z high-order (TZH) |
| 002A16 | Timer Z mode register (TZM) |
| 002B16 | PWM control register (PWMCON) |
| 002C16 | PWM prescaler (PREPWM) |
| 002D16 | PWM register (PWM) |
| 002E16 | , |
| 002F16 | Baud rate generator 3 (BRG3) |
| 003016 | Transmit/Receive buffer register 3 (TB3/RB3) |
| 003116 | Serial I/O3 status register (SIO3STS) |
| 003216 | Serial I/O3 control register (SIO3CON) |
| 003316 | UART3 control register (UART3CON) |
| 003416 | AD/DA control register (ADCON) |
| 003516 | AD conversion register 1 (AD1) |
| 003616 | DA1 conversion register (DA1) |
| 003716 | DA2 conversion register (DA2) |
| 003816 | AD conversion register 2 (AD2) |
| 003916 | Interrupt source selection register (INTSEL) |
| 003A16 | Interrupt edge selection register (INTEDGE) |
| 003B16 | CPU mode register (CPUM) |
| $003 \mathrm{C}_{16}$ | Interrupt request register 1 (IREQ1) |
| 003D16 | Interrupt request register 2 (IREQ2) |
| 003E16 | Interrupt control register 1 (ICON1) |
| 003F16 | Interrupt control register 2 (ICON2) |


| OFE016 | Flash memory control register 0 (FMCR0) |
| :---: | :---: |
| OFE116 | Flash memory control register 1 (FMCR1) |
| OFE216 | Flash memory control register 2 (FMCR2) |
| OFE316 | Reserved* |
| OFE416 | Reserved* |
| OFE516 | Reserved* |
| OFE616 | Reserved * |
| OFE716 | Reserved* |
| OFE816 | Reserved * |
| OFE916 | Reserved * |
| OFEA16 | Reserved * |
| OFEB16 | Reserved* |
| OFEC16 | Reserved* |
| OFED16 | Reserved * |
| OFEE16 | Reserved * |
| 0FEF16 | Reserved * |


| OFF016 | Port P0 pull-up control register (PULL0) |
| :---: | :---: |
| OFF116 | Port P1 pull-up control register (PULL1) |
| OFF216 | Port P2 pull-up control register (PULL2) |
| 0FF316 | Port P3 pull-up control register (PULL3) |
| OFF416 | Port P4 pull-up control register (PULL4) |
| 0FF516 | Port P5 pull-up control register (PULL5) |
| 0FF616 | Port P6 pull-up control register (PULL6) |
| 0FF716 | $\mathrm{I}^{2} \mathrm{C}$ slave address register 0 (SODO) |
| 0FF816 | $\mathrm{I}^{2} \mathrm{C}$ slave address register 1 (SOD1) |
| 0FF916 | ${ }^{2} \mathrm{C}$ c slave address register 2 (S0D2) |

* Reserved area: Do not write any data to these addresses, because these areas are reserved.

Fig. 11 Memory map of special function register (SFR)

## I/O PORTS

The I/O ports have direction registers which determine the input/ output direction of each individual pin. Each bit in a direction register corresponds to one pin, and each pin can be set to be input port or output port.
When " 0 " is written to the bit corresponding to a pin, that pin be-
comes an input pin. When " 1 " is written to that bit, that pin becomes an output pin.
If data is read from a pin which is set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

Table 5 I/O port function

| Pin | Name | I/O Structure | Non-Port Function | Related SFRs | Ref.No. |
| :---: | :---: | :---: | :---: | :---: | :---: |
| P00/AN8-P07/AN15 | Port P0 | CMOS compatible input level CMOS 3-state output | A/D converter input | AD/DA control register | (1) |
| P10/INT41 P11/INT01 | Port P1 |  | External interrupt input | Interrupt edge selection register | (2) |
| P12-P17 |  |  |  |  | (3) |
| $\begin{aligned} & \text { P20/LED0- } \\ & \text { P27/LED7 } \end{aligned}$ | Port P2 |  |  |  |  |
| $\begin{aligned} & \mathrm{P} 30 / \mathrm{DA} 1 \\ & \mathrm{P} 31 / \mathrm{DA} 2 \end{aligned}$ | Port P3 | CMOS compatible input level CMOS 3-state output | D/A converter output | AD/DA control register | (4) |
| $\begin{aligned} & \text { P32/SDA } \\ & \text { P33/SCL } \end{aligned}$ |  | CMOS compatible input level N -channel open-drain output CMOS/SMBUS input level (when selecting ${ }^{2} \mathrm{C}$-BUS interface function) | ${ }^{2} \mathrm{C}$-BUS interface function I/O | $\mathrm{I}^{2} \mathrm{C}$ control register | (5) |
| $\begin{aligned} & \mathrm{P} 34 / \mathrm{RxD} 3 \\ & \mathrm{P} 35 / \mathrm{TxD3} \\ & \mathrm{P} 36 / \mathrm{SCLK} 3 \\ & \mathrm{P} 37 / \overline{\text { SRDY3 }} \end{aligned}$ |  | CMOS compatible input level CMOS 3-state output | Serial I/O3 function I/O | Serial I/O3 control register UART3 control register | (6) <br> (7) <br> (8) (9) |
| P40/INT40/XCIN P41/INToo/Xcout | Port P4 | CMOS compatible input level CMOS 3-state output | External interrupt input Sub-clock generating circuit | Interrupt edge selection register CPU mode register | $\begin{aligned} & (10) \\ & (11) \end{aligned}$ |
| P42/INT1 P43/INT2 |  |  | External interrupt input | Interrupt edge selection register | (2) |
| $\begin{aligned} & \mathrm{P} 44 / \mathrm{RxD} 1 \\ & \mathrm{P} 45 / \mathrm{TxD} 1 \\ & \mathrm{P} 46 / \mathrm{ScLK} 1 \end{aligned}$ |  |  | Serial I/O1 function I/O | Serial I/O1 control register UART1 control register | (6) <br> (7) <br> (8) |
| P47/ $\overline{\text { SRDY1 }} / \mathrm{CNTR} 2$ |  |  | Serial I/O1 function I/O Timer Z function I/O | Serial I/O1 control register Timer Z mode register | (12) |
| $\begin{aligned} & \text { P50/SIN2 } \\ & \text { P51/SOUT2 } \\ & \text { P52/SCLK2 } \\ & \text { P53/SRDY2 } \end{aligned}$ | Port P5 | CMOS compatible input level CMOS 3-state output | Serial I/O2 function I/O | Serial I/O2 control register | $\begin{aligned} & \hline(13) \\ & (14) \\ & (15) \\ & (16) \\ & \hline \end{aligned}$ |
| P54/CNTR0 P55/CNTR1 |  |  | Timer X, Y function I/O | Timer XY mode register | (17) |
| P56/PWM |  |  | PWM output | PWM control register | (18) |
| P57/INT3 |  |  | External interrupt input | Interrupt edge selection register | (2) |
| P60/AN0-P67/AN7 | Port P6 | CMOS compatible input level CMOS 3-state output | A/D converter input | AD/DA control register | (1) |

Notes 1: Refer to the applicable sections how to use double-function ports as function I/O ports.
2: Make sure that the input level at each pin is either 0 V or Vcc during execution of the STP instruction.
When an input level is at an intermediate potential, a current will flow from Vcc to Vss through the input-stage gate.


Fig. 12 Port block diagram (1)


Fig. 13 Port block diagram (2)


Fig. 14 Port block diagram (3)


Note: Pull-up control is valid when the corresponding bit of the port direction register is " 0 " (input). When that bit is " 1 " (output), pull-up cannot be set to the port of which pull-up is selected.


Note: Pull-up control is valid when the corresponding bit of the port direction register is " 0 " (input)
When that bit is " 1 " (output), pull-up cannot be set to the port of which pull-up is selected.

Fig. 15 Structure of port pull-up control register (1)


Fig. 16 Structure of port pull-up control register (2)


Note: Pull-up control is valid when the corresponding bit of the port direction register is " 0 " (input). When that bit is " 1 " (output), pull-up cannot be set to the port of which pull-up is selected.


Note: Pull-up control is valid when the corresponding bit of the port direction register is " 0 " (input).
When that bit is "1" (output), pull-up cannot be set to the port of which pull-up is selected.

Fig. 17 Structure of port pull-up control register (3)


Note: Pull-up control is valid when the corresponding bit of the port direction register is " 0 " (input). When that bit is " 1 " (output), pull-up cannot be set to the port of which pull-up is selected.

Fig. 18 Structure of port pull-up control register (4)

## INTERRUPTS

The 3804 group (Spaec. H)'s interrupts are a type of vector and occur by 16 sources among 23 sources: nine external, thirteen internal, and one software.

## Interrupt Control

Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt occurs if the corresponding interrupt request and enable bits are " 1 " and the interrupt disable flag is " 0 ".
Interrupt enable bits can be set or cleared by software.
Interrupt request bits can be cleared by software, but cannot be set by software.
The reset and the BRK instruction cannot be disabled with any flag or bit. The I (interrupt disable) flag disables all interrupts except the reset and the BRK instruction interrupt.
When several interrupt requests occur at the same time, the interrupts are received according to priority.

## Interrupt Operation

By acceptance of an interrupt, the following operations are automatically performed:

1. The contents of the program counter and the processor status register are automatically pushed onto the stack.
2. The interrupt disable flag is set and the corresponding interrupt request bit is cleared.
3. The interrupt jump destination address is read from the vector table into the program counter.

## Interrupt Source Selection

Which of each combination of the following interrupt sources can be selected by the interrupt source selection register (address 003916).

1. INTo or Timer Z
2. Serial I/O1 transmission or SCL, SDA
3. CNTRo or SCL, SDA
4. CNTR1 or Serial I/O3 reception
5. Serial I/O2 or Timer Z
6. INT2 or $I^{2} \mathrm{C}$
7. INT4 or CNTR2
8. A/D converter or serial I/O3 transmission

## External Interrupt Pin Selection

The occurrence sources of the external interrupt INT0 and INT4 can be selected from either input from INT00 and INT40 pin, or input from INT01 and INT41 pin by the INT0, INT4 interrupt switch bit of interrupt edge selection register (bit 6 of address 003A16).

## Notes

When setting the followings, the interrupt request bit may be set to "1".
-When setting external interrupt active edge
Related register: Interrupt edge selection register (address 003A16) Timer XY mode register (address 002316)
Timer Z mode register (address 002A16)
${ }^{2}$ C START/STOP condition control register
(address 001616)
-When switching interrupt sources of an interrupt vector address where two or more interrupt sources are allocated
Related register: Interrupt source selection register
(address 003916)
When not requiring for the interrupt occurrence synchronized with these setting, take the following sequence.
(1)Set the corresponding interrupt enable bit to "0" (disabled).
(2)Set the interrupt edge select bit or the interrupt source select bit to "1".
(3) Set the corresponding interrupt request bit to " 0 " after 1 or more instructions have been executed.
(4)Set the corresponding interrupt enable bit to "1" (enabled).

Table 6 Interrupt vector addresses and priority

| Interrupt Source | Priority | Vector Addresses (Note 1) |  | Interrupt Request <br> Generating Conditions |  |
| :--- | :---: | :---: | :---: | :--- | :--- | :--- |
|  |  | High | Low | Remarks |  |

Notes 1: Vector addresses contain interrupt jump destination addresses.
2: Reset function in the same way as an interrupt with the highest priority.


Fig. 19 Interrupt control



0 : Interrupts disabled
1 : Interrupts enabled


- INTo/Timer Z interrupt source selection bit 0 : INTo interrupt 1 : Timer Z interrupt
Serial I/O2/Timer Z interrupt source selection bit 0 : Serial I/O2 interrupt 1: Timer Z interrupt
Serial I/O1 transmit/SCL, SDA interrupt source selection bit 0 : Serial I/O1 transmit interrupt
1 : SCL, SDA interrupt
$\left.\begin{array}{l}\text { CNTRo/SCL, SDA interrupt source selection bit } \\ 0: \text { CNTRo interrupt } \\ 1 . \text { SCL } S D A \text { interrupt }\end{array}\right\}$ (Do not write "1" to these bits simultaneously.) 1 : SCL, SDA interrupt
$\left\{\begin{array}{l}\text { (Do not write " } 1 \text { " to these bits simultaneously.) } \\ \text { (Do not write " } 1 \text { " to these bits simultaneously.) }\end{array}\right.$

NT4/CNTR2 interrupt source selection bit
0 : INT4 interrupt
1 : CNTR2 interrupt
INT2// ${ }^{2}$ C interrupt source selection bit
0 : INT2 interrupt
$1:{ }^{2} \mathrm{C}$ interrupt
CNTR1/Serial I/O3 receive interrupt source selection bit
0 : CNTR1 interrupt
1 : Serial I/O3 receive interrup
AD converter/Serial I/O3 transmit interrupt source selection bit
0 : A/D converter interrupt
1 : Serial I/O3 transmit interrupt

Fig. 20 Structure of interrupt-related registers

## TIMERS

## -8-bit Timers

The 3804 group (Spec. H) has four 8-bit timers: timer 1, timer 2, timer X, and timer Y.
The timer 1 and timer 2 use one prescaler in common, and the timer $X$ and timer $Y$ use each prescaler. Those are 8-bit prescalers. Each of the timers and prescalers has a timer latch or a prescaler latch.
The division ratio of each timer or prescaler is given by $1 /(n+1)$, where n is the value in the corresponding timer or prescaler latch. All timers are down-counters. When the timer reaches "0016", an underflow occurs at the next count pulse and the contents of the corresponding timer latch are reloaded into the timer and the count is continued. When the timer underflows, the interrupt request bit corresponding to that timer is set to " 1 ".

## - Timer divider

The divider count source is switched by the main clock division ratio selection bits of CPU mode register (bits 7 and 6 at address 003B16). When these bits are "00" (high-speed mode) or "01" (middle-speed mode), XIN is selected. When these bits are" 10 " (low-speed mode), XCIN is selected.

## -Prescaler 12

The prescaler 12 counts the output of the timer divider. The count source is selected by the timer $12, \mathrm{X}$ count source selection register among $1 / 2,1 / 4,1 / 8,1 / 16,1 / 32,1 / 64,1 / 128,1 / 256,1 / 512$, $1 / 1024$ of $f(X I N)$ or $f(X C I N)$.

## Timer 1 and Timer 2

The timer 1 and timer 2 counts the output of prescaler 12 and periodically set the interrupt request bit.

## -Prescaler $\mathbf{X}$ and prescaler $\mathbf{Y}$

The prescaler $X$ and prescaler $Y$ count the output of the timer divider or $f(X C I N)$. The count source is selected by the timer $12, X$ count source selection register (address 000 E 16 ) and the timer Y , $Z$ count source selection register (address 000F16) among 1/2, $1 / 4,1 / 8,1 / 16,1 / 32,1 / 64,1 / 128,1 / 256,1 / 512$, and $1 / 1024$ of $f(\mathrm{XIN})$ or $f(X C I N)$; and $f(X C I N)$.

## Timer $\mathbf{X}$ and Timer $\mathbf{Y}$

The timer $X$ and timer $Y$ can each select one of four operating modes by setting the timer XY mode register (address 002316).

## (1) Timer mode

## -Mode selection

This mode can be selected by setting " 00 " to the timer $X$ operating mode bits (bits 1 and 0 ) and the timer $Y$ operating mode bits (bits 5 and 4) of the timer XY mode register (address 002316).

## -Explanation of operation

The timer count operation is started by setting " 0 " to the timer X count stop bit (bit 3) and the timer $Y$ count stop bit (bit 7 ) of the timer XY mode register (address 002316).
When the timer reaches "0016", an underflow occurs at the next count pulse and the contents of timer latch are reloaded into the timer and the count is continued.

## (2) Pulse output mode

## -Mode selection

This mode can be selected by setting " 01 " to the timer X operating mode bits (bits 1 and 0 ) and the timer Y operating mode bits (bits 5 and 4) of the timer XY mode register (address 002316).

## - Explanation of operation

The operation is the same as the timer mode's. Moreover the pulse which is inverted each time the timer underflows is output from CNTRo/CNTR1 pin. Regardless of the timer counting or not the output of CNTRo/CNTR1 pin is initialized to the level of specified by their active edge switch bits when writing to the timer. When the CNTRo active edge switch bit (bit 2) and the CNTR1 active edge switch bit (bit 6) of the timer XY mode register (address 002316 ) is " 0 ", the output starts with " H " level. When it is " 1 ", the output starts with "L" level.
Switching the CNTRo or CNTR1 active edge switch bit will reverse the output level of the corresponding CNTRo or CNTR1 pin.

## ■Precautions

Set the double-function port of CNTRo/CNTR1 pin and port P54/ P55 to output in this mode.

## (3) Event counter mode

## -Mode selection

This mode can be selected by setting " 10 " to the timer $X$ operating mode bits (bits 1 and 0 ) and the timer $Y$ operating mode bits (bits 5 and 4) of the timer XY mode register (address 002316).

## - Explanation of operation

The operation is the same as the timer mode's except that the timer counts signals input from the CNTRo or CNTR1 pin. The valid edge for the count operation depends on the CNTRo active edge switch bit (bit 2) or the CNTR1 active edge switch bit (bit 6) of the timer XY mode register (address 002316). When it is " 0 ", the rising edge is valid. When it is " 1 ", the falling edge is valid.

## ■ Precautions

Set the double-function port of CNTRo/CNTR1 pin and port P54/ P55 to input in this mode.

## (4) Pulse width measurement mode

## -Mode selection

This mode can be selected by setting " 11 " to the timer X operating mode bits (bits 1 and 0 ) and the timer Y operating mode bits (bits 5 and 4) of the timer XY mode register (address 002316).

## - Explanation of operation

When the CNTRo active edge switch bit (bit 2) or the CNTR1 active edge switch bit (bit 6) of the timer XY mode register (address 002316) is " 1 ", the timer counts during the term of one falling edge of CNTRo/CNTR1 pin input until the next rising edge of input ("L" term). When it is " 0 ", the timer counts during the term of one rising edge input until the next falling edge input ("H" term).

## ■Precautions

Set the double-function port of CNTRo/CNTR1 pin and port P54/ P55 to input in this mode.
The count operation can be stopped by setting " 1 " to the timer X count stop bit (bit 3) and the timer Y count stop bit (bit 7) of the timer XY mode register (address 002316). The interrupt request bit is set to " 1 " each time the timer underflows.

## -Precautions when switching count source

When switching the count source by the timer $12, \mathrm{X}$ and Y count source selection bits, the value of timer count is altered in inconsiderable amount owing to generating of thin pulses on the count input signals.
Therefore, select the timer count source before setting the value to the prescaler and the timer.


Fig. 21 Block diagram of timer X, timer Y, timer 1, and timer 2


Fig. 22 Structure of timer XY mode register


Fig. 23 Structure of timer 12, $X$ and timer $Y$, $Z$ count source selection registers

## -16-bit Timer

The timer $Z$ is a 16 -bit timer. When the timer reaches " 000016 ", an underflow occurs at the next count pulse and the corresponding timer latch is reloaded into the timer and the count is continued. When the timer underflows, the interrupt request bit corresponding to the timer $Z$ is set to " 1 ".
When reading/writing to the timer $Z$, perform reading/writing to both the high-order byte and the low-order byte. When reading the timer Z, read from the high-order byte first, followed by the low-order byte. Do not perform the writing to the timer $Z$ between read operation of the high-order byte and read operation of the low-order byte. When writing to the timer Z, write to the low-order byte first, followed by the high-order byte. Do not perform the reading to the timer $Z$ between write operation of the low-order byte and write operation of the high-order byte.
The timer $Z$ can select the count source by the timer $Z$ count source selection bits of timer $\mathrm{Y}, \mathrm{Z}$ count source selection register (bits 7 to 4 at address 000F16).
Timer Z can select one of seven operating modes by setting the timer Z mode register (address 002A16).

## (1) Timer mode

## -Mode selection

This mode can be selected by setting " 000 " to the timer $Z$ operating mode bits (bits 2 to 0 ) and setting " 0 " to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A16).

## -Count source selection

In high- or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/ $128,1 / 256,1 / 512$ or $1 / 1024$ of $f(X I N)$; or $f(X C I N)$ can be selected as the count source.
In low-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/ 512 or $1 / 1024$ of $f(\mathrm{XCIN})$; or $f(\mathrm{XCIN})$ can be selected as the count source.

## OInterrupt

When an underflow occurs, the INTo/timer Z interrupt request bit (bit 0 ) of the interrupt request register 1 (address 003 C 16 ) is set to "1".

## - Explanation of operation

During timer stop, usually write data to a latch and a timer at the same time to set the timer value.
The timer count operation is started by setting " 0 " to the timer $Z$ count stop bit (bit 6) of the timer $Z$ mode register (address 002A16).
When the timer reaches "000016", an underflow occurs at the next count pulse and the contents of timer latch are reloaded into the timer and the count is continued.
When writing data to the timer during operation, the data is written only into the latch. Then the new latch value is reloaded into the timer at the next underflow.

## (2) Event counter mode

## -Mode selection

This mode can be selected by setting "000" to the timer Z operating mode bits (bits 2 to 0 ) and setting " 1 " to the timer/event counter mode switch bit (bit 7) of the timer Z mode register (address 002A16).
The valid edge for the count operation depends on the CNTR2 active edge switch bit (bit 5) of the timer Z mode register (address 002A16). When it is " 0 ", the rising edge is valid. When it is " 1 ", the falling edge is valid.

## OInterrupt

The interrupt at an underflow is the same as the timer mode's.

## -Explanation of operation

The operation is the same as the timer mode's.
Set the double-function port of CNTR2 pin and port P47 to input in this mode.
Figure 26 shows the timing chart of the timer/event counter mode.

## (3) Pulse output mode

## -Mode selection

This mode can be selected by setting "001" to the timer Z operating mode bits (bits 2 to 0 ) and setting " 0 " to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A16).

## - Count source selection

In high- or middle-speed mode, $1 / 2,1 / 4,1 / 8,1 / 16,1 / 32,1 / 64,1 /$ $128,1 / 256,1 / 512$ or $1 / 1024$ of $f($ XIN $)$; or $f($ XCIN $)$ can be selected as the count source.
In low-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, 1/ 512 or $1 / 1024$ of $f\left(X_{C I N}\right)$; or $f\left(X_{C I N}\right)$ can be selected as the count source.

## OInterrupt

The interrupt at an underflow is the same as the timer mode's.
-Explanation of operation
The operation is the same as the timer mode's. Moreover the pulse which is inverted each time the timer underflows is output from CNTR2 pin. When the CNTR2 active edge switch bit (bit 5) of the timer Z mode register (address 002A16) is " 0 ", the output starts with "H" level. When it is " 1 ", the output starts with " $L$ " level.

## -Precautions

The double-function port of CNTR2 pin and port P47 is automatically set to the timer pulse output port in this mode.
The output from CNTR2 pin is initialized to the level depending on CNTR2 active edge switch bit by writing to the timer.
When the value of the CNTR2 active edge switch bit is changed, the output level of CNTR2 pin is inverted.
Figure 27 shows the timing chart of the pulse output mode.

## (4) Pulse period measurement mode <br> -Mode selection

This mode can be selected by setting " 010 " to the timer Z operating mode bits (bits 2 to 0 ) and setting " 0 " to the timer/event counter mode switch bit (b7) of the timer $Z$ mode register (address 002A16).

## -Count source selection

In high- or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, $1 / 128,1 / 256,1 / 512$ or $1 / 1024$ of $f($ XIN $)$; or $f\left(X_{C I N}\right)$ can be selected as the count source.
In low-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, $1 / 512$ or $1 / 1024$ of $f(X C I N)$; or $f(X C I N)$ can be selected as the count source.

## OInterrupt

The interrupt at an underflow is the same as the timer mode's. When the pulse period measurement is completed, the INT4/ CNTR2 interrupt request bit (bit 5) of the interrupt request register 2 (address 003D16) is set to " 1 ".

## - Explanation of operation

The cycle of the pulse which is input from the CNTR2 pin is measured. When the CNTR2 active edge switch bit (bit 5) of the timer $Z$ mode register (address 002A16) is " 0 ", the timer counts during the term from one falling edge of CNTR2 pin input to the next falling edge. When it is " 1 ", the timer counts during the term from one rising edge input to the next rising edge input.
When the valid edge of measurement completion/start is detected, the 1's complement of the timer value is written to the timer latch and "FFFF16" is set to the timer.
Furthermore when the timer underflows, the timer Z interrupt request occurs and "FFFF16" is set to the timer. When reading the timer $Z$, the value of the timer latch (measured value) is read. The measured value is retained until the next measurement completion.

## ■Precautions

Set the double-function port of CNTR2 pin and port P47 to input in this mode.
A read-out of timer value is impossible in this mode. The timer can be written to only during timer stop (no measurement of pulse period).
Since the timer latch in this mode is specialized for the read-out of measured values, do not perform any write operation during measurement.
"FFFF16" is set to the timer when the timer underflows or when the valid edge of measurement start/completion is detected. Consequently, the timer value at start of pulse period measurement depends on the timer value just before measurement start.
Figure 28 shows the timing chart of the pulse period measurement mode.

## (5) Pulse width measurement mode <br> -Mode selection

This mode can be selected by setting "011" to the timer Z operating mode bits (bits 2 to 0 ) and setting " 0 " to the timer/event counter mode switch bit (b7) of the timer $Z$ mode register (address 002A16).

## -Count source selection

In high- or middle-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, $1 / 128,1 / 256,1 / 512$ or $1 / 1024$ of $f($ XIN $)$; or $f($ XCIN $)$ can be selected as the count source.
In low-speed mode, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128, 1/256, $1 / 512$ or $1 / 1024$ of $f(X C I N)$; or $f(X C I N)$ can be selected as the count source.

## OInterrupt

The interrupt at an underflow is the same as the timer mode's. When the pulse widths measurement is completed, the INT4/ CNTR2 interrupt request bit (bit 5) of the interrupt request register 2 (address 003D16) is set to " 1 ".

## - Explanation of operation

The pulse width which is input from the CNTR2 pin is measured. When the CNTR2 active edge switch bit (bit 5) of the timer Z mode register (address 002A16) is " 0 ", the timer counts during the term from one rising edge input to the next falling edge input ("H" term). When it is " 1 ", the timer counts during the term from one falling edge of CNTR2 pin input to the next rising edge of input ("L" term). When the valid edge of measurement completion is detected, the 1 's complement of the timer value is written to the timer latch.
When the valid edge of measurement completion/start is detected, "FFFF16" is set to the timer.
When the timer $Z$ underflows, the timer $Z$ interrupt occurs and "FFFF16" is set to the timer $Z$. When reading the timer $Z$, the value of the timer latch (measured value) is read. The measured value is retained until the next measurement completion.

## -Precautions

Set the double-function port of CNTR2 pin and port P47 to input in this mode.
A read-out of timer value is impossible in this mode. The timer can be written to only during timer stop (no measurement of pulse widths).
Since the timer latch in this mode is specialized for the read-out of measured values, do not perform any write operation during measurement.
"FFFF16" is set to the timer when the timer underflows or when the valid edge of measurement start/completion is detected. Consequently, the timer value at start of pulse width measurement depends on the timer value just before measurement start.
Figure 29 shows the timing chart of the pulse width measurement mode.

## (6) Programmable waveform generating mode -Mode selection

This mode can be selected by setting " 100 " to the timer $Z$ operating mode bits (bits 2 to 0 ) and setting " 0 " to the timer/event counter mode switch bit (b7) of the timer $Z$ mode register (address 002A16).

## -Count source selection

In high- or middle-speed mode, $1 / 2,1 / 4,1 / 8,1 / 16,1 / 32,1 / 64$, $1 / 128,1 / 256,1 / 512$ or $1 / 1024$ of $f($ XIN $)$; or $f($ XCIN $)$ can be selected as the count source.
In low-speed mode, $1 / 2,1 / 4,1 / 8,1 / 16,1 / 32,1 / 64,1 / 128,1 / 256,1 /$ 512 or $1 / 1024$ of $f(\mathrm{XCIN})$; or $f(\mathrm{XCIN})$ can be selected as the count source.

## OInterrupt

The interrupt at an underflow is the same as the timer mode's.

## - Explanation of operation

The operation is the same as the timer mode's. Moreover the timer outputs the data set in the output level latch (bit 4) of the timer Z mode register (address 002A16) from the CNTR2 pin each time the timer underflows.
Changing the value of the output level latch and the timer latch after an underflow makes it possible to output an optional waveform from the CNTR2 pin.

## - Precautions

The double-function port of CNTR2 pin and port P47 is automatically set to the programmable waveform generating port in this mode.
Figure 30 shows the timing chart of the programmable waveform generating mode.

## (7) Programmable one-shot generating mode

 -Mode selectionThis mode can be selected by setting " 101 " to the timer $Z$ operating mode bits (bits 2 to 0 ) and setting " 0 " to the timer/event counter mode switch bit (b7) of the timer Z mode register (address 002A16).

## - Count source selection

In high- or middle-speed mode, $1 / 2,1 / 4,1 / 8,1 / 16,1 / 32,1 / 64,1 /$ $128,1 / 256,1 / 512$ or $1 / 1024$ of $f($ XIN $)$; or $f($ XCIN $)$ can be selected as the count source.

## - Interrupt

The interrupt at an underflow is the same as the timer mode's.
The trigger to generate one-shot pulse can be selected by the INT1 active edge selection bit (bit 1) of the interrupt edge selection register (address 003A16). When it is " 0 ", the falling edge active is selected; when it is " 1 ", the rising edge active is selected.
When the valid edge of the INT1 pin is detected, the INT1 interrupt request bit (bit 1) of the interrupt request register 1 (address 003 C 16 ) is set to " 1 ".

## - Explanation of operation

-"H" one-shot pulse; Bit 5 of timer Z mode register $=$ " 0 "
The output level of the CNTR2 pin is initialized to "L" at mode selection. When trigger generation (input signal to INT1 pin) is detected, " H " is output from the CNTR2 pin. When an underflow occurs, " L " is output. The " H " one-shot pulse width is set by the setting value to the timer $Z$ register low-order and high-order. When trigger generating is detected during timer count stop, although " H " is output from the CNTR2 pin, "H" output state continues because an underflow does not occur.
-"L" one-shot pulse; Bit 5 of timer $Z$ mode register = " 1 "
The output level of the CNTR2 pin is initialized to "H" at mode selection. When trigger generation (input signal to INT1 pin) is detected, " $L$ " is output from the CNTR2 pin. When an underflow occurs, " H " is output. The " L " one-shot pulse width is set by the setting value to the timer Z low-order and high-order. When trigger generating is detected during timer count stop, although " L " is output from the CNTR2 pin, "L" output state continues because an underflow does not occur.

## -Precautions

Set the double-function port of INT1 pin and port P42 to input in this mode.
Set the double-function port of CNTR2 pin and port P22 is automatically set to the programmable one-shot generating port in this mode.
This mode cannot be used in low-speed mode.
If the value of the CNTR2 active edge switch bit is changed during one-shot generating enabled or generating one-shot pulse, then the output level from CNTR2 pin changes.
Figure 31 shows the timing chart of the programmable one-shot generating mode.

## -Notes regarding all modes

## - Timer Z write control

Which write control can be selected by the timer $Z$ write control bit (bit 3) of the timer $Z$ mode register (address 002A16), writing data to both the latch and the timer at the same time or writing data only to the latch.
When the operation "writing data only to the latch" is selected, the value is set to the timer latch by writing data to the address of timer $Z$ and the timer is updated at next underflow. After reset release, the operation "writing data to both the latch and the timer at the same time" is selected, and the value is set to both the latch and the timer at the same time by writing data to the address of timer $Z$.
In the case of writing data only to the latch, if writing data to the latch and an underflow are performed almost at the same time, the timer value may become undefined.

## - Timer $\mathbf{Z}$ read control

A read-out of timer value is impossible in pulse period measurement mode and pulse width measurement mode. In the other modes, a read-out of timer value is possible regardless of count operating or stopped.
However, a read-out of timer latch value is impossible.
-Switch of interrupt active edge of CNTR2 and INT1
Each interrupt active edge depends on setting of the CNTR2 active edge switch bit and the INT1 active edge selection bit.

## -Switch of count source

When switching the count source by the timer Z count source selection bits, the value of timer count is altered in inconsiderable amount owing to generating of thin pulses on the count input signals.
Therefore, select the timer count source before setting the value to the prescaler and the timer.

## -Usage of CNTR2 pin as normal I/O port

To use the CNTR2 pin as normal I/O port P47, set timer Z operating mode bits (b2, b1, b0) of timer Z mode register (address 002A16) to "000".


Fig. 24 Block diagram of timer Z


Fig. 25 Structure of timer Z mode register


TL : Value set to timer latch
TR : Timer interrupt request

Fig. 26 Timing chart of timer/event counter mode


Fig. 27 Timing chart of pulse output mode


Fig. 28 Timing chart of pulse period measurement mode (Measuring term between two rising edges)


Fig. 29 Timing chart of pulse width measurement mode (Measuring "L" term)


Fig. 30 Timing chart of programmable waveform generating mode


Fig. 31 Timing chart of programmable one-shot generating mode (" H " one-shot pulse generating)

## SERIAL INTERFACE

## Serial I/O1

Serial I/O1 can be used as either clock synchronous or asynchronous (UART) serial I/O1. A dedicated timer is also provided for baud rate generation.

## (1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O1 mode can be selected by setting the serial I/O1 mode selection bit of the serial I/O1 control register (bit 6 of address 001A16) to " 1 ".
For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the transmit/receive buffer register.


Fig. 32 Block diagram of clock synchronous serial I/O1


Fig. 33 Operation of clock synchronous serial I/O1

## (2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O1 mode selection bit of the serial I/O1 control register to " 0 ".
Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.
The transmit and receive shift registers each have a buffer, but the
two buffers have the same address in a memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer register, and receive data is read from the receive buffer register.
The transmit buffer register can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.


Fig. 34 Block diagram of UART serial I/O1


Fig. 35 Operation of UART serial I/O1

## [Serial I/O1 Control Register (SIO1CON)] 001A16

The serial I/O1 control register consists of eight control bits for the serial I/O1 function.

## [UART1 Control Register (UART1CON)] 001B16

The UART control register consists of four control bits (bits 0 to 3 ) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer, and one bit (bit 4) which is always valid and sets the output structure of the P45/TxD1 pin.

## [Serial I/O1 Status Register (SIO1STS)] 001916

The read-only serial I/O1 status register consists of seven flags (bits 0 to 6 ) which indicate the operating status of the serial I/O1 function and various errors.
Three of the flags (bits 4 to 6 ) are valid only in UART mode.
The receive buffer full flag (bit 1 ) is cleared to " 0 " when the receive buffer register is read.
If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O1 status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6 , respectively). Writing " 0 " to the serial I/O1 enable bit SIOE (bit 7 of the serial I/O1 control register) also clears all the status flags, including the error flags.
Bits 0 to 6 of the serial I/O1 status register are initialized to " 0 " at reset, but if the transmit enable bit (bit 4) of the serial I/O1 control register has been set to " 1 ", the transmit shift completion flag (bit 2 ) and the transmit buffer empty flag (bit 0 ) become " 1 ".

## [Transmit Buffer Register 1/Receive Buffer Register 1 (TB1/RB1)] 001816

The transmit buffer register 1 and the receive buffer register 1 are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is " 0 ".

## [Baud Rate Generator 1 (BRG1)] 001C16

The baud rate generator determines the baud rate for serial transfer.
The baud rate generator divides the frequency of the count source by $1 /(n+1)$, where $n$ is the value written to the baud rate generator.



1: $\mathrm{f}(\mathrm{XIN}) / 4(\mathrm{f}(\mathrm{XCIN}) / 4$ in low-speed mode)
Serial I/O1 synchronous clock selection bit (SCS)
0 : BRG output divided by 4 when clock synchronous serial I/O is selected, BRG output divided by 16 when UART is selected.
1: External clock input when clock synchronous seria I/O is selected, external clock input divided by 16 when UART is selected.

SRDY1 output enable bit (SRDY)
0: P47 pin operates as normal I/O pin
1: P47 pin operates as SRDY1 output pin
Transmit interrupt source selection bit (TIC)
0 : Interrupt when transmit buffer has emptied
1: Interrupt when transmit shift operation is completed
Transmit enable bit (TE)
0 : Transmit disabled
1: Transmit enabled
Receive enable bit (RE)
0: Receive disabled
1: Receive enabled

- Serial I/O1 mode selection bit (SIOM)

0 : Clock asynchronous (UART) serial I/O
1: Clock synchronous serial I/O
Serial I/O1 enable bit (SIOE)
0 : Serial I/O1 disabled
(pins P44 to P47 operate as normal I/O pins)
: Serial I/O1 enabled (pins P44 to P47 operate as serial I/O pins)


UART1 control register
(UART1CON : address 001B16)

- Character length selection bit (CHAS)

0: 8 bits
1: 7 bits
Parity enable bit (PARE)
0 : Parity checking disabled
1: Parity checking enabled
Parity selection bit (PARS)
0 : Even parity
1: Odd parity
Stop bit length selection bit (STPS)
0: 1 stop bit
1: 2 stop bits
P45/TXD1 P-channel output disable bit (POFF)
0 : CMOS output (in output mode)
1: N -channel open drain output (in output mode)
Not used (return " 1 " when read)

Fig. 36 Structure of serial I/O1 control registers

## Notes concerning serial I/O1

## 1. Notes when selecting clock synchronous serial I/O <br> 1.1 Stop of transmission operation <br> - Note

Clear the serial I/O1 enable bit and the transmit enable bit to "0" (serial I/O and transmit disabled).

## - Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to " 0 " (serial I/O disabled), the internal transmission is running (in this case, since pins TxD1, RxD1, ScLk1, and SRDY1 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O1 enable bit is set to " 1 " at this time, the data during internally shifting is output to the TxD1 pin and an operation failure occurs.

### 1.2 Stop of receive operation

## - Note

Clear the receive enable bit to " 0 " (receive disabled), or clear the serial I/O1 enable bit to " 0 " (serial I/O disabled).

### 1.3 Stop of transmit/receive operation

## - Note

Clear both the transmit enable bit and receive enable bit to " 0 " (transmit and receive disabled).
(when data is transmitted and received in the clock synchronous serial I/O mode, any one of data transmission and reception cannot be stopped.)

## - Reason

In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized.
In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to " 0 " (transmit disabled). Also, the transmission circuit is not initialized by clearing the serial I/O1 enable bit to "0" (serial I/O disabled) (refer to 1.1).
2. Notes when selecting clock asynchronous serial I/O
2.1 Stop of transmission operation

## - Note

Clear the transmit enable bit to "0" (transmit disabled). The transmission operation does not stop by clearing the serial I/O1 enable bit to "0".

## - Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to " 0 " (serial I/O disabled), the internal transmission is running (in this case, since pins TxD1, RxD1, ScLK1, and SRDY1 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O1 enable bit is set to " 1 " at this time, the data during internally shifting is output to the TxD1 pin and an operation failure occurs.

### 2.2 Stop of receive operation <br> - Note

Clear the receive enable bit to "0" (receive disabled).

### 2.3 Stop of transmit/receive operation

## - Note 1 (only transmission operation is stopped)

Clear the transmit enable bit to "0" (transmit disabled). The transmission operation does not stop by clearing the serial I/O1 enable bit to "0".

## - Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O1 enable bit is cleared to "0" (serial I/O disabled), the internal transmission is running (in this case, since pins TxD1, RxD1, ScLK1, and $\overline{\text { SRDY1 }}$ function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O1 enable bit is set to " 1 " at this time, the data during internally shifting is output to the TxD1 pin and an operation failure occurs.

- Note 2 (only receive operation is stopped)

Clear the receive enable bit to " 0 " (receive disabled).

## 3. SRDY1 output of reception side

## - Note

When signals are output from the $\overline{\text { SRDY1 }}$ pin on the reception side by using an external clock in the clock synchronous serial I/O mode, set all of the receive enable bit, the $\overline{\text { SRDY1 }}$ output enable bit, and the transmit enable bit to "1" (transmit enabled).

## 4. Setting serial I/O1 control register again <br> - Note

Set the serial I/O1 control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to " 0 ."

Clear both the transmit enable bit
(TE) and the receive enable bit
(RE) to "0"


Set both the transmit enable bit
(TE) and the receive enable bit
(RE), or one of them to " 1 "

## 5. Data transmission control with referring to transmit shift register completion flag

## - Note

After the transmit data is written to the transmit buffer register, the transmit shift register completion flag changes from " 1 " to " 0 " with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay.

## 6. Transmission control when external clock is selected

 - NoteWhen an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to " 1 " at "H" of the SCLK1 input level. Also, write data to the transmit buffer register at " H " of the Sclk1 input level.

## 7. Transmit interrupt request when transmit enable bit is set - Note

When using the transmit interrupt, take the following sequence.
(1) Set the serial I/O1 transmit interrupt enable bit to "0" (disabled).
(2) Set the transmit enable bit to " 1 ".
(3) Set the serial I/O1 transmit interrupt request bit to " 0 " after 1 or more instruction has executed.
(4) Set the serial I/O1 transmit interrupt enable bit to "1" (enabled).

## - Reason

When the transmit enable bit is set to " 1 ", the transmit buffer empty flag and the transmit shift register shift completion flag are also set to " 1 ". Therefore, regardless of selecting which timing for the generating of transmit interrupts, the interrupt request is generated and the transmit interrupt request bit is set at this point.

## Serial I/O2

The serial I/O2 function can be used only for clock synchronous serial I/O2.
For clock synchronous serial I/O2, the transmitter and the receiver must use the same clock. If the internal clock is used, transfer is started by a write signal to the serial I/O2 register.

## [Serial I/O2 Control Register (SIO2CON)] 001D16

The serial I/O2 control register contains eight bits which control various serial I/O2 functions.


Fig. 37 Structure of serial I/O2 control register


Fig. 38 Block diagram of serial I/O2


Fig. 39 Timing of serial I/O2

## Serial I/O3

Serial I/O3 can be used as either clock synchronous or asynchronous (UART) serial I/O3. A dedicated timer is also provided for baud rate generation.

## (1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O3 mode can be selected by setting the serial I/O3 mode selection bit of the serial I/O3 control register (bit 6 of address 003216) to " 1 ".
For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the transmit/receive buffer register.


Fig. 40 Block diagram of clock synchronous serial I/O3


Fig. 41 Operation of clock synchronous serial I/O3

## (2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O3 mode selection bit of the serial I/O3 control register to " 0 ".
Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.
The transmit and receive shift registers each have a buffer, but the
two buffers have the same address in a memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer register, and receive data is read from the receive buffer register.
The transmit buffer register can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.


Fig. 42 Block diagram of UART serial I/O3


Fig. 43 Operation of UART serial I/O3

## [Serial I/O3 Control Register (SIO3CON)] 003216

The serial I/O3 control register consists of eight control bits for the serial I/O3 function.

## [UART3 Control Register (UART3CON)] 003316

The UART control register consists of four control bits (bits 0 to 3 ) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer, and one bit (bit 4) which is always valid and sets the output structure of the $\mathrm{P} 35 / \mathrm{TxD} 3$ pin.

## [Serial I/O3 Status Register (SIO3STS)] 003116

The read-only serial I/O3 status register consists of seven flags (bits 0 to 6 ) which indicate the operating status of the serial I/O3 function and various errors.
Three of the flags (bits 4 to 6 ) are valid only in UART mode.
The receive buffer full flag (bit 1 ) is cleared to " 0 " when the receive buffer register is read.
If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O3 status register clears all the error flags OE, PE, FE, and SE (bit 3 to bit 6, respectively). Writing "0" to the serial I/O3 enable bit SIOE (bit 7 of the serial I/O3 control register) also clears all the status flags, including the error flags.
Bits 0 to 6 of the serial I/O3 status register are initialized to " 0 " at reset, but if the transmit enable bit (bit 4) of the serial I/O3 control register has been set to " 1 ", the transmit shift completion flag (bit 2 ) and the transmit buffer empty flag (bit 0 ) become " 1 ".

## [Transmit Buffer Register 3/Receive Buffer Register 3 (TB3/RB3)] 003016

The transmit buffer register 3 and the receive buffer register 3 are located at the same address. The transmit buffer is write-only and the receive buffer is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer is " 0 ".

## [Baud Rate Generator 3 (BRG3)] 002F16

The baud rate generator determines the baud rate for serial transfer.
The baud rate generator divides the frequency of the count source by $1 /(n+1)$, where $n$ is the value written to the baud rate generator.




Fig. 44 Structure of serial I/O3 control registers

## Notes concerning serial I/O3

## 1. Notes when selecting clock synchronous serial I/O <br> 1.1 Stop of transmission operation <br> - Note

Clear the serial I/O3 enable bit and the transmit enable bit to " 0 " (serial I/O and transmit disabled).

## - Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O3 enable bit is cleared to " 0 " (serial I/O disabled), the internal transmission is running (in this case, since pins TxD3, RxD3, Sclk3, and $\overline{\text { SRDY3 }}$ function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O enable bit is set to " 1 " at this time, the data during internally shifting is output to the TxD3 pin and an operation failure occurs.

### 1.2 Stop of receive operation

## - Note

Clear the receive enable bit to " 0 " (receive disabled), or clear the serial I/O3 enable bit to "0" (serial I/O disabled).

### 1.3 Stop of transmit/receive operation

## - Note

Clear both the transmit enable bit and receive enable bit to " 0 " (transmit and receive disabled).
(when data is transmitted and received in the clock synchronous serial I/O mode, any one of data transmission and reception cannot be stopped.)

## - Reason

In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized.
In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to " 0 " (transmit disabled). Also, the transmission circuit is not initialized by clearing the serial I/O3 enable bit to "0" (serial I/O disabled) (refer to 1.1).
2. Notes when selecting clock asynchronous serial I/O
2.1 Stop of transmission operation

## - Note

Clear the transmit enable bit to "0" (transmit disabled). The transmission operation does not stop by clearing the serial I/O3 enable bit to "0".

## - Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O3 enable bit is cleared to " 0 " (serial I/O disabled), the internal transmission is running (in this case, since pins TxD3, RxD3, Sclk3, and SRDY3 function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O3 enable bit is set to " 1 " at this time, the data during internally shifting is output to the TxD3 pin and an operation failure occurs.

### 2.2 Stop of receive operation <br> - Note

Clear the receive enable bit to "0" (receive disabled).

### 2.3 Stop of transmit/receive operation

## - Note 1 (only transmission operation is stopped)

Clear the transmit enable bit to "0" (transmit disabled). The transmission operation does not stop by clearing the serial I/O3 enable bit to "0".

## - Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/O3 enable bit is cleared to " 0 " (serial I/O disabled), the internal transmission is running (in this case, since pins TxD3, RxD3, ScLK3, and $\overline{\text { SRDY3 }}$ function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/O3 enable bit is set to " 1 " at this time, the data during internally shifting is output to the TxD3 pin and an operation failure occurs.

- Note 2 (only receive operation is stopped)

Clear the receive enable bit to " 0 " (receive disabled).

## 3. SRDY3 output of reception side

## - Note

When signals are output from the $\overline{\text { SRDY3 }}$ pin on the reception side by using an external clock in the clock synchronous serial I/O mode, set all of the receive enable bit, the $\overline{\operatorname{SRDY3}}$ output enable bit, and the transmit enable bit to " 1 " (transmit enabled).

## 4. Setting serial I/O3 control register again <br> - Note

Set the serial I/O3 control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to " 0 ."


## 5. Data transmission control with referring to transmit shift register completion flag

## - Note

After the transmit data is written to the transmit buffer register, the transmit shift register completion flag changes from " 1 " to " 0 " with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay.

## 6. Transmission control when external clock is selected

 - NoteWhen an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to " 1 " at " H " of the ScLK3 input level. Also, write data to the transmit buffer register at " H " of the Sclk input level.

## 7. Transmit interrupt request when transmit enable bit is set - Note

When using the transmit interrupt, take the following sequence.
(1) Set the serial I/O3 transmit interrupt enable bit to "0" (disabled).
(2) Set the transmit enable bit to " 1 ".
(3) Set the serial I/O3 transmit interrupt request bit to "0" after 1 or more instruction has executed.
(4) Set the serial I/O3 transmit interrupt enable bit to "1" (enabled).

## - Reason

When the transmit enable bit is set to " 1 ", the transmit buffer empty flag and the transmit shift register shift completion flag are also set to "1". Therefore, regardless of selecting which timing for the generating of transmit interrupts, the interrupt request is generated and the transmit interrupt request bit is set at this point.

## PULSE WIDTH MODULATION (PWM)

The 3804 group (Spec. H) has PWM functions with an 8-bit resolution, based on a signal that is the clock input XIN or that clock input divided by 2 or the clock input XCIN or that clock input divided by 2 in low-speed mode.

## Data Setting

The PWM output pin also functions as port P56. Set the PWM period by the PWM prescaler, and set the "H" term of output pulse by the PWM register.
If the value in the PWM prescaler is $n$ and the value in the PWM register is $m$ (where $n=0$ to 255 and $m=0$ to 255) :
PWM period $=255 \times(n+1) / f(X I N)$

$$
=31.875 \times(\mathrm{n}+1) \mu \mathrm{s}(\text { when } \mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz})
$$

Output pulse "H" term $=$ PWM period $\times \mathrm{m} / 255$

$$
\begin{aligned}
= & 0.125 \times(\mathrm{n}+1) \times \mathrm{m} \mu \mathrm{~s} \\
& (\text { when } \mathrm{f}(\mathrm{XIN})=8 \mathrm{MHz})
\end{aligned}
$$

## PWM Operation

When bit 0 (PWM enable bit) of the PWM control register is set to "1", operation starts by initializing the PWM output circuit, and pulses are output starting at an "H".
If the PWM register or PWM prescaler is updated during PWM output, the pulses will change in the cycle after the one in which the change was made.


Fig. 45 Timing of PWM period


Fig. 46 Block diagram of PWM function


Fig. 47 Structure of PWM control register


Fig. 48 PWM output timing when PWM register or PWM prescaler is changed

## A/D CONVERTER [AD Conversion Register 1, 2 (AD1, AD2)] 003516, 003816

The AD conversion register is a read-only register that stores the result of an $A / D$ conversion. When reading this register during an $A / D$ conversion, the previous conversion result is read.
Bit 7 of the AD conversion register 2 is the conversion mode selection bit. When this bit is set to " 0 ," the A/D converter becomes the 10 -bit $A / D$ mode. When this bit is set to " 1 ," that becomes the 8 -bit A/D mode. The conversion result of the 8 -bit A/D mode is stored in the AD conversion register 1 . As for 10 -bit A/D mode, not only 10 -bit reading but also only high-order 8 -bit reading of conversion result can be performed by selecting the reading procedure of the AD conversion registers 1,2 after A/D conversion is completed (in Figure 50).
As for 10 -bit A/D mode, the 8 -bit reading inclined to MSB is performed when reading the AD converter register 1 after A/D conversion is started; and when the AD converter register 1 is read after reading the AD converter register 2, the 8-bit reading inclined to LSB is performed.

## [AD/DA Control Register (ADCON)] 003416

The AD/DA control register controls the A/D conversion process. Bits 0 to 2 and bit 4 select a specific analog input pin. Bit 3 signals the completion of an $A / D$ conversion. The value of this bit remains at " 0 " during an A/D conversion, and changes to " 1 " when an A/D conversion ends. Writing "0" to this bit starts the A/D conversion.

## Comparison Voltage Generator

The comparison voltage generator divides the voltage between VREF and AVSs into 1024, and that outputs the comparison voltage in the 10 -bit A/D mode ( 256 division in 8 -bit A/D mode).
The A/D converter successively compares the comparison voltage Vref in each mode, dividing the VREF voltage (see below), with the input voltage.
-10-bit A/D mode (10-bit reading)

$$
V_{\text {ref }}=\frac{\text { VREF }}{1024} \times n(n=0-1023)
$$

-10-bit A/D mode (8-bit reading)

$$
\text { Vref }=\frac{\text { VREF }}{256} \times n(\mathrm{n}=0-255)
$$

-8-bit A/D mode

$$
\begin{aligned}
\text { Vref } & =\frac{\text { VREF }}{256} \times(\mathrm{n}-0.5)(\mathrm{n}=1-255) \\
& =0
\end{aligned}(\mathrm{n}=0)
$$

## Channel Selector

The channel selector selects one of ports P67/AN7 to P60/ANo or $\mathrm{P} 07 / \mathrm{AN} 15$ to $\mathrm{P} 00 / \mathrm{AN} 8$, and inputs the voltage to the comparator.

## Comparator and Control Circuit

The comparator and control circuit compares an analog input voltage with the comparison voltage, and then stores the result in the AD conversion registers 1,2 . When an A/D conversion is completed, the control circuit sets the $A D$ conversion completion bit and the AD interrupt request bit to " 1 ".
Note that because the comparator consists of a capacitor coupling, set $\mathrm{f}(\mathrm{XIN})$ to 500 kHz or more during an A/D conversion.


Fig. 49 Structure of AD/DA control register

10-bit reading
(Read address 003816 before 003516)
AD conversion register 2
(AD2: address 003816)

(AD1: address 003516)
Note : Bits 2 to 6 of address 003816 become " 0 " at reading.

8-bit reading
(Read only address 003516)
AD conversion register 1
(AD1: address 003516)


Fig. 50 Structure of 10-bit A/D mode reading


Fig. 51 Block diagram of A/D converter

## D/A CONVERTER

The 3804 group (Spec. H) has two internal D/A converters (DA1 and DA2) with 8-bit resolution.
The D/A conversion is performed by setting the value in each DA conversion register. The result of D/A conversion is output from the DA1 or DA2 pin by setting the DA output enable bit to " 1 ".
When using the D/A converter, the corresponding port direction register bit (P3o/DA1 or P31/DA2) must be set to "0" (input status). The output analog voltage V is determined by the value n (decimal notation) in the DA conversion register as follows:
$\mathrm{V}=\mathrm{VREF} \times \mathrm{n} / 256$ ( $\mathrm{n}=0$ to 255 )
Where Vref is the reference voltage.

At reset, the DA conversion registers are cleared to " 0016 ", and the DA output enable bits are cleared to "0", and the P30/DA1 and P31/DA2 pins become high impedance.
The DA output does not have buffers. Accordingly, connect an external buffer when driving a low-impedance load.


Fig. 52 Block diagram of D/A converter


Fig. 53 Equivalent connection circuit of D/A converter (DA1)

## WATCHDOG TIMER

The watchdog timer gives a mean of returning to the reset status when a program cannot run on a normal loop (for example, because of a software run-away). The watchdog timer consists of an 8-bit watchdog timer L and an 8-bit watchdog timer H .

## Watchdog Timer Initial Value

Watchdog timer L is set to "FF16" and watchdog timer H is set to "FF16" by writing to the watchdog timer control register (address 001E16) or at a reset. Any write instruction that causes a write signal can be used, such as the STA, LDM, CLB, etc. Data can only be written to bits 6 and 7 of the watchdog timer control register. Regardless of the value written to bits 0 to 5 , the above-mentioned value will be set to each timer.

## Watchdog Timer Operations

The watchdog timer stops at reset and a countdown is started by the writing to the watchdog timer control register. An internal reset occurs when watchdog timer H underflows. The reset is released after its release time. After the release, the program is restarted from the reset vector address. Usually, write to the watchdog timer control register by software before an underflow of the watchdog timer H . The watchdog timer does not function if the watchdog timer control register is not written to at least once.

When bit 6 of the watchdog timer control register is kept at " 0 ", the STP instruction is enabled. When that is executed, both the clock and the watchdog timer stop. Count re-starts at the same time as the release of stop mode (Note). The watchdog timer does not stop while a WIT instruction is executed. In addition, the STP instruction is disabled by writing " 1 " to this bit again. When the STP instruction is executed at this time, it is processed as an undefined instruction, and an internal reset occurs. Once a "1" is written to this bit, it cannot be programmed to " 0 " again.
The following shows the period between the write execution to the watchdog timer control register and the underflow of watchdog timer H.

Bit 7 of the watchdog timer control register is " 0 ":
when $\mathrm{XCIN}=32.768 \mathrm{kHz} ; 32 \mathrm{~s}$
when XIN = $16 \mathrm{MHz} ; 65.536 \mathrm{~ms}$

Bit 7 of the watchdog timer control register is " 1 ":
when $\mathrm{XCIN}=32.768 \mathrm{kHz} ; 125 \mathrm{~ms}$
when XIN = 16 MHz ; $256 \mu \mathrm{~s}$

Note: The watchdog timer continues to count even while waiting for a stop release. Therefore, make sure that watchdog timer H does not underflow during this period.


Fig. 54 Block diagram of Watchdog timer


Fig. 55 Structure of Watchdog timer control register

## MULTI-MASTER I ${ }^{2} \mathrm{C}$-BUS INTERFACE

The 3804 group (Spec. H) has the multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface. The multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface is a serial communications circuit, conforming to the Philips $\mathrm{I}^{2} \mathrm{C}$-BUS data transfer format. This interface, offering both arbitration lost detection and a synchronous functions, is useful for the multi-master serial communications.
Figure 56 shows a block diagram of the multi-master $I^{2} C$-BUS interface and Table 7 lists the multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface functions.
This multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface consists of the $\mathrm{I}^{2} \mathrm{C}$ slave address registers 0 to 2 , the $I^{2} \mathrm{C}$ data shift register, the $\mathrm{I}^{2} \mathrm{C}$ clock control register, the $I^{2} \mathrm{C}$ control register, the $\mathrm{I}^{2} \mathrm{C}$ status register, the $I^{2} C$ START/STOP condition control register, the $I^{2} C$ special mode control register, the $\mathrm{I}^{2} \mathrm{C}$ special mode status register, and other control circuits.
When using the multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface, set 1 MHz or more to the internal clock $\phi$.

Table 7 Multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface functions

| Item | Function |
| :---: | :---: |
| Format | In conformity with Philips $\mathrm{I}^{2} \mathrm{C}$-BUS standard: <br> 10-bit addressing format 7-bit addressing format High-speed clock mode Standard clock mode |
| Communication mode | In conformity with Philips $\mathrm{I}^{2} \mathrm{C}$-BUS standard: <br> Master transmission <br> Master reception <br> Slave transmission <br> Slave reception |
| SCL clock frequency | 16.1 kHz to 400 kHz (at $\phi=4 \mathrm{MHz}$ ) |

System clock $\phi=f($ XIN $) / 2$ (high-speed mode) $\phi=f(X I N) / 8$ (middle-speed mode)


Fig. 56 Block diagram of multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface

* : Purchase of MITSUBISHI ELECTRIC CORPORATIONS $I^{2} \mathrm{C}$ components conveys a license under the Philips $\mathrm{I}^{2} \mathrm{C}$ Patent Rights to use these components an $\mathrm{I}^{2} \mathrm{C}$ system, provided that the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ Standard Specification as defined by Philips.


## [ ${ }^{2} \mathrm{C}$ Data Shift Register (SO)] 001116

The $I^{2} \mathrm{C}$ data shift register (S0: address 001116) is an 8-bit shift register to store receive data and write transmit data.
When transmit data is written into this register, it is transferred to the outside from bit 7 in synchronization with the SCL, and each time one-bit data is output, the data of this register are shifted by one bit to the left. When data is received, it is input to this register from bit 0 in synchronization with the SCL, and each time one-bit data is input, the data of this register are shifted by one bit to the left. The minimum 2 cycles of the internal clock $\phi$ are required from the rising of the SCL until input to this register.
The $I^{2} \mathrm{C}$ data shift register is in a write enable status only when the $\mathrm{I}^{2} \mathrm{C}$-BUS interface enable bit (ESO bit) of the $\mathrm{I}^{2} \mathrm{C}$ control register (S1D: address 001416) is "1". The bit counter is reset by a write instruction to the $\mathrm{I}^{2} \mathrm{C}$ data shift register. When both the ESO bit and the MST bit of the $\mathrm{I}^{2} \mathrm{C}$ status register (S1: address 001316) are "1," the SCL is output by a write instruction to the $\mathrm{I}^{2} \mathrm{C}$ data shift register. Reading data from the $I^{2} \mathrm{C}$ data shift register is always enabled regardless of the ESO bit value.

## [ ${ }^{2}$ CSlave Address Registers 0 to 2 (SODOto SOD2)] OFF716 to OFF916

The ${ }^{2} \mathrm{C}$ slave address registers 0 to 2 (S0D0 to S0D2: addresses 0FF716 to 0FF916) consists of a 7-bit slave address and a read/ $\overline{\text { write }}$ bit. In the addressing mode, the slave address written in this register is compared with the address data to be received immediately after the START condition is detected.

## -Bit 0: Read/write bit (RWB)

This is not used in the 7 -bit addressing mode. In the 10-bit addressing mode, set RWB to " 0 " because the first address data to be received is compared with the contents (SAD6 to SAD0 + RWB) of the $\mathrm{I}^{2} \mathrm{C}$ slave address registers 0 to 2 .
When 2-byte address data match slave address, a 7-bit slave address which is received after restart condition has detected and R/W data can be matched by setting " 1 " to RWB with software. The RWB is cleared to " 0 " automatically when the stop condition is detected.
-Bits 1 to 7: Slave address (SAD0-SAD6)
These bits store slave addresses. Regardless of the 7-bit addressing mode or the 10 -bit addressing mode, the address data transmitted from the master is compared with these bits' contents.


Fig. 57 Structure of $I^{2} \mathrm{C}$ slave address registers 0 to 2

## [ ${ }^{2}$ C Clock Control Register (S2)] 001516

The $\mathrm{I}^{2} \mathrm{C}$ clock control register (S2: address 001516) is used to set ACK control, SCL mode and SCL frequency.

## -Bits 0 to 4: SCL frequency control bits (CCR0-CCR4)

These bits control the SCL frequency. Refer to Table 8.
-Bit 5: SCL mode specification bit (FAST MODE)
This bit specifies the SCL mode. When this bit is set to " 0 ," the standard clock mode is selected. When the bit is set to "1," the high-speed clock mode is selected.
When connecting the bus of the high-speed mode $\mathrm{I}^{2} \mathrm{C}$ bus standard (maximum $400 \mathrm{kbits} / \mathrm{s}$ ), use 8 MHz or more oscillation frequency $f(\mathrm{XIN})$ in the high-speed mode (2 division clock).

## -Bit 6: ACK bit (ACK BIT)

This bit sets the SDA status when an ACK clock* is generated. When this bit is set to " 0 ," the ACK return mode is selected and SDA goes to " L " at the occurrence of an ACK clock. When the bit is set to "1," the ACK non-return mode is selected. The SDA is held in the "H" status at the occurrence of an ACK clock.
However, when the slave address agree with the address data in the reception of address data at ACK BIT = " 0 ," the SDA is automatically made " L " (ACK is returned). If there is a disagreement between the slave address and the address data, the SDA is automatically made "H" (ACK is not returned).

## *ACK clock: Clock for acknowledgment

## -Bit 7: ACK clock bit (ACK)

This bit specifies the mode of acknowledgment which is an acknowledgment response of data transfer. When this bit is set to " 0 ," the no ACK clock mode is selected. In this case, no ACK clock occurs after data transmission. When the bit is set to "1," the ACK clock mode is selected and the master generates an ACK clock each completion of each 1-byte data transfer. The device for transmitting address data and control data releases the SDA at the occurrence of an ACK clock (makes SDA "H") and receives the ACK bit generated by the data receiving device.

Note: Do not write data into the $\mathrm{I}^{2} \mathrm{C}$ clock control register during transfer. If data is written during transfer, the $\mathrm{I}^{2} \mathrm{C}$ clock generator is reset, so that data cannot be transferred normally.


Fig. 58 Structure of $\mathrm{I}^{2} \mathrm{C}$ clock control register
Table 8 Set values of $I^{2} \mathrm{C}$ clock control register and SCL frequency

| Setting value of <br> CCR4-CCR0 |  |  |  |  | SCL frequency <br> (at $\phi=4 \mathrm{MHz}$ unit $: \mathrm{kHz}$ ( Note 1) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CCR4 | CCR3 | CCR2 | CCR1 | CCR0 | Standard clock <br> mode | High-speed clock <br> mode |
| 0 | 0 | 0 | 0 | 0 | Setting disabled | Setting disabled <br> 0 0 |
| 0 | 0 | 1 | Setting disabled | Setting disabled |  |  |
| 0 | 0 | 0 | 1 | 0 | Setting disabled | Setting disabled |
| 0 | 0 | 0 | 1 | 1 | - (Note 2) | 333 |
| 0 | 0 | 1 | 0 | 0 | - (Note 2) | 250 |
| 0 | 0 | 1 | 0 | 1 | 100 | 400 (Note 3) |
| 0 | 0 | 1 | 1 | 0 | 83.3 | 166 |
| $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $500 / C C R ~ v a l u e ~$ <br> (Note 3) | $1000 / C C R ~ v a l u e ~$ <br> (Note 3) |
| 1 | 1 | 1 | 0 | 1 | 17.2 | 34.5 |
| 1 | 1 | 1 | 1 | 0 | 16.6 | 33.3 |
| 1 | 1 | 1 | 1 | 1 | 16.1 | 32.3 |

Notes 1: Duty of SCL output is $50 \%$. The duty becomes 35 to $45 \%$ only when the high-speed clock mode is selected and CCR value $=5$ $(400 \mathrm{kHz}$, at $\phi=4 \mathrm{MHz}$ ). "H" duration of the clock fluctuates from -4 to +2 machine cycles in the standard clock mode, and fluctuates from -2 to +2 machine cycles in the high-speed clock mode. In the case of negative fluctuation, the frequency does not increase because "L" duration is extended instead of "H" duration reduction.
These are values when SCL synchronization by the synchronous function is not performed. CCR value is the decimal notation value of the SCL frequency control bits CCR4 to CCRO.
2: Each value of SCL frequency exceeds the limit at $\phi=4 \mathrm{MHz}$ or more. When using these setting value, use $\phi$ of 4 MHz or less.
3: The data formula of SCL frequency is described below: $\phi /(8 \times$ CCR value) Standard clock mode $\phi /(4 \times$ CCR value) High-speed clock mode (CCR value $\neq 5)$ $\phi /(2 \times$ CCR value) High-speed clock mode (CCR value $=5$ ) Do not set 0 to 2 as CCR value regardless of $\phi$ frequency. Set 100 kHz (max.) in the standard clock mode and 400 kHz (max.) in the high-speed clock mode to the SCL frequency by setting the SCL frequency control bits CCR4 to CCR0.

## [ ${ }^{2}$ C Control Register (S1D)] 001416

The $I^{2} \mathrm{C}$ control register (S1D: address 001416) controls data communication format.

## -Bits 0 to 2: Bit counter (BC0-BC2)

These bits decide the number of bits for the next 1-byte data to be transmitted. The $\mathrm{I}^{2} \mathrm{C}$ interrupt request signal occurs immediately after the number of count specified with these bits (ACK clock is added to the number of count when ACK clock is selected by ACK clock bit (bit 7 of S2, address 001516) have been transferred, and BCO to $\mathrm{BC2}$ are returned to " 0002 ".
Also when a START condition is received, these bits become " 0002 " and the address data is always transmitted and received in 8 bits.
-Bit 3: $\mathrm{I}^{2} \mathrm{C}$ interface enable bit (ESO)
This bit enables to use the multi-master $I^{2} \mathrm{C}$-BUS interface. When this bit is set to " 0 ," the use disable status is provided, so that the SDA and the SCL become high-impedance. When the bit is set to " 1 ," use of the interface is enabled.
When ESO = " 0 ," the following is performed.

- $P$ IN $=$ " 1, " BB = " 0 " and $\mathrm{AL}=$ " 0 " are set (which are bits of the $\mathrm{I}^{2} \mathrm{C}$ status register, S1, at address 001316 ).
-Writing data to the $\mathrm{I}^{2} \mathrm{C}$ data shift register ( SO : address 001116 ) is disabled.


## -Bit 4: Data format selection bit (ALS)

This bit decides whether or not to recognize slave addresses. When this bit is set to " 0 ," the addressing format is selected, so that address data is recognized. When a match is found between a slave address and address data as a result of comparison or when a general call (refer to " ${ }^{2}$ C Status Register," bit 1 ) is received, transfer processing can be performed. When this bit is set to "1," the free data format is selected, so that slave addresses are not recognized.

## -Bit 5: Addressing format selection bit (10BIT SAD)

This bit selects a slave address specification format. When this bit is set to " 0 ," the 7 -bit addressing format is selected. In this case, only the high-order 7 bits (slave address) of the $I^{2} \mathrm{C}$ slave address registers 0 to 2 are compared with address data. When this bit is set to " 1, " the 10 -bit addressing format is selected, and all the bits of the $I^{2} \mathrm{C}$ slave address registers 0 to 2 are compared with address data.

## -Bit 7: ${ }^{2} \mathrm{C}$-BUS interface pin input level selection bit (TISS)

This bit selects the input level of the SCL and SDA pins of the multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface.


Fig. 59 Structure of $I^{2} C$ control register

## [ ${ }^{2} \mathrm{C}$ Status Register (S1)] 001316

The $\mathrm{I}^{2} \mathrm{C}$ status register ( S 1 : address 001316 ) controls the $\mathrm{I}^{2} \mathrm{C}$-BUS interface status. The low-order 4 bits are read-only bits and the high-order 4 bits can be read out and written to.
Set " 00002 " to the low-order 4 bits, because these bits become the reserved bits at writing.

## -Bit 0: Last receive bit (LRB)

This bit stores the last bit value of received data and can also be used for ACK receive confirmation. If ACK is returned when an ACK clock occurs, the LRB bit is set to " 0 ." If ACK is not returned, this bit is set to "1." Except in the ACK mode, the last bit value of received data is input. The state of this bit is changed from " 1 " to " 0 " by executing a write instruction to the $I^{2} \mathrm{C}$ data shift register (S0: address 001116).
-Bit 1: General call detecting flag (ADO)
When the ALS bit is " 0 ", this bit is set to " 1 " when a general call* whose address data is all " 0 " is received in the slave mode. By a general call of the master device, every slave device receives control data after the general call. The ADO bit is set to " 0 " by detecting the STOP condition or START condition, or reset.
*General call: The master transmits the general call address " 0016 " to all slaves.

## -Bit 2: Slave address comparison flag (AAS)

This flag indicates a comparison result of address data when the ALS bit is " 0 ".
(1) In the slave receive mode, when the 7-bit addressing format is selected, this bit is set to " 1 " in one of the following conditions:

- The address data immediately after occurrence of a START condition agrees with the slave address stored in the high-order 7 bits of the $\mathrm{I}^{2} \mathrm{C}$ slave address register.
- A general call is received.
(2) In the slave receive mode, when the 10-bit addressing format is selected, this bit is set to " 1 " with the following condition:
-When the address data is compared with the $I^{2} \mathrm{C}$ slave address register ( 8 bits consisting of slave address and RWB bit), the first bytes agree.
(3) This bit is set to " 0 " by executing a write instruction to the $\mathrm{I}^{2} \mathrm{C}$ data shift register (S0: address 001116) when ESO is set to " 1 " or reset.


## -Bit 3: Arbitration lost* detecting flag (AL)

In the master transmission mode, when the SDA is made "L" by any other device, arbitration is judged to have been lost, so that this bit is set to " 1 ." At the same time, the TRX bit is set to " 0 ," so that immediately after transmission of the byte whose arbitration was lost is completed, the MST bit is set to " 0 ." The arbitration lost can be detected only in the master transmission mode. When arbitration is lost during slave address transmission, the TRX bit is set to " 0 " and the reception mode is set. Consequently, it becomes possible to detect the agreement of its own slave address and address data transmitted by another master device.

The AL bit is set to " 0 " in one of the following conditions:
-Executing a write instruction to the $\mathrm{I}^{2} \mathrm{C}$ data shift register (SO: address 001116)
-When the ES0 bit is " 0 "
-At reset
*Arbitration lost :The status in which communication as a master is disabled.

## -Bit 4: SCL pin low hold bit (PIN)

This bit generates an interrupt request signal. Each time 1-byte data is transmitted, the PIN bit changes from " 1 " to " 0 ." At the same time, an interrupt request signal occurs to the CPU. The PIN bit is set to " 0 " in synchronization with a falling of the last clock (including the ACK clock) of an internal clock and an interrupt request signal occurs in synchronization with a falling of the PIN bit. When the PIN bit is " 0 ," the SCL is kept in the " 0 " state and clock generation is disabled. Figure 61 shows an interrupt request signal generating timing chart.
The PIN bit is set to " 1 " in one of the following conditions:

- Executing a write instruction to the $I^{2} \mathrm{C}$ data shift register (S0: address 001116). (This is the only condition which the prohibition of the internal clock is released and data can be communicated except for the start condition detection.)
- When the ESO bit is " 0 "
- At reset
- When writing " 1 " to the PIN bit by software

The PIN bit is set to " 0 " in one of the following conditions:

- Immediately after completion of 1-byte data transmission (including when arbitration lost is detected)
- Immediately after completion of 1-byte data reception
- In the slave reception mode, with ALS = " 0 " and immediately after completion of slave address agreement or general call address reception
- In the slave reception mode, with ALS = " 1 " and immediately after completion of address data reception


## -Bit 5: Bus busy flag (BB)

This bit indicates the status of use of the bus system. When this bit is set to " 0 ," this bus system is not busy and a START condition can be generated. The BB flag is set/reset by the SCL, SDA pins input signal regardless of master/slave. This flag is set to "1" by detecting the START condition, and is set to " 0 " by detecting the STOP condition. The condition of these detecting is set by the START/STOP condition setting bits (SSC4-SSC0) of the $1^{2} \mathrm{C}$ START/STOP condition control register (S2D: address 001616). When the ES0 bit of the ${ }^{2} \mathrm{C}$ control register (bit 3 of S1D, address 001416) is " 0 " or reset, the BB flag is set to " 0 ."

For the writing function to the BB flag, refer to the sections "START Condition Generating Method" and "STOP Condition Generating Method" described later.

## -Bit 6: Communication mode specification bit (transfer direction specification bit: TRX)

This bit decides a direction of transfer for data communication. When this bit is " 0 ," the reception mode is selected and the data of a transmitting device is received. When the bit is "1," the transmission mode is selected and address data and control data are output onto the SDA in synchronization with the clock generated on the SCL.
This bit is set/reset by software and hardware. About set/reset by hardware is described below. This bit is set to " 1 " by hardware when all the following conditions are satisfied:

- When ALS is " 0 "
- In the slave reception mode or the slave transmission mode
- When the $\mathrm{R} / \overline{\mathrm{W}}$ bit reception is " 1 "

This bit is set to " 0 " in one of the following conditions:

- When arbitration lost is detected.
- When a STOP condition is detected.
- When writing " 1 " to this bit by software is invalid by the START condition duplication preventing function (Note).
- With MST = " 0 " and when a START condition is detected.
- With MST = " 0 " and when ACK non-return is detected.
- At reset
-Bit 7: Communication mode specification bit (master/slave specification bit: MST)
This bit is used for master/slave specification for data communication. When this bit is " 0 ," the slave is specified, so that a START condition and a STOP condition generated by the master are received, and data communication is performed in synchronization with the clock generated by the master. When this bit is "1," the master is specified and a START condition and a STOP condition are generated. Additionally, the clocks required for data communication are generated on the SCL.
This bit is set to " 0 " in one of the following conditions.
- Immediately after completion of the byte which has lost arbitration when arbitration lost is detected
- When a STOP condition is detected.
- Writing " 1 " to this bit by software is invalid by the START condition duplication preventing function (Note)
- At reset

Note: START condition duplication preventing function
The MST, TRX, and BB bits is set to " 1 " at the same time after confirming that the BB flag is " 0 " in the procedure of a START condition occurrence. However, when a START condition by another master device occurs and the BB flag is set to " 1 " immediately after the contents of the BB flag is confirmed, the START condition duplication preventing function makes the writing to the MST and TRX bits invalid. The duplication preventing function becomes valid from the rising of the BB flag to reception completion of slave address.


Note: These bits and flags can be read out, but cannot be written. Write " 0 " to these bits at writing.

Fig. 60 Structure of $\mathrm{I}^{2} \mathrm{C}$ status register


Fig. 61 Interrupt request signal generating timing

## START Condition Generating Method

When writing " 1 " to the MST, TRX, and BB bits of the $I^{2} \mathrm{C}$ status register (S1: address 001316) at the same time after writing the slave address to the $\mathrm{I}^{2} \mathrm{C}$ data shift register (S0: address 001116) with the condition in which the ESO bit of the $\mathrm{I}^{2} \mathrm{C}$ control register (S1D: address 001416) is " 1 " and the BB flag is " 0 ", a START condition occurs. After that, the bit counter becomes "0002" and an SCL for 1 byte is output. The START condition generating timing is different in the standard clock mode and the high-speed clock mode. Refer to Figure 62, the START condition generating timing diagram, and Table 9, the START condition generating timing table.


Fig. 62 START condition generating timing diagram

Table 9 START condition generating timing table

| Item | Standard clock mode | High-speed clock mode |
| :---: | :---: | :---: |
| Setup time | $5.0 \mu \mathrm{~s}(20$ cycles $)$ | $2.5 \mu \mathrm{~s}(10$ cycles $)$ |
| Hold time | $5.0 \mu \mathrm{~s}(20$ cycles $)$ | $2.5 \mu \mathrm{~s}(10$ cycles $)$ |

Note: Absolute time at $\phi=4 \mathrm{MHz}$. The value in parenthese denotes the number of $\phi$ cycles.

## STOP Condition Generating Method

When the ES0 bit of the $I^{2} \mathrm{C}$ control register (S1D: address 001416 ) is " 1 ," write " 1 " to the MST and TRX bits, and write " 0 " to the BB bit of the $\mathrm{I}^{2} \mathrm{C}$ status register ( S 1 : address 001316) simultaneously. Then a STOP condition occurs. The STOP condition generating timing is different in the standard clock mode and the high-speed clock mode. Refer to Figure 63, the STOP condition generating timing diagram, and Table 10, the STOP condition generating timing table.


Fig. 63 STOP condition generating timing diagram

Table 10 STOP condition generating timing table

| Item | Standard clock mode | High-speed clock mode |
| :---: | :---: | :---: |
| Setup time | $5.0 \mu \mathrm{~s}(20$ cycles $)$ | $3.0 \mu \mathrm{~s}(12$ cycles $)$ |
| Hold time | $4.5 \mu \mathrm{~s}$ (18 cycles) | $2.5 \mu \mathrm{~s}(10$ cycles $)$ |

Note: Absolute time at $\phi=4 \mathrm{MHz}$. The value in parentheses denotes the number of $\phi$ cycles.

## START/STOP Condition Detecting Operation

The START/STOP condition detection operations are shown in Figures 64, 65, and Table 11. The START/STOP condition is set by the START/STOP condition set bit.
The START/STOP condition can be detected only when the input signal of the SCL and SDA pins satisfy three conditions: SCL release time, setup time, and hold time (see Table 11).
The BB flag is set to " 1 " by detecting the START condition and is reset to " 0 " by detecting the STOP condition.
The BB flag set/reset timing is different in the standard clock mode and the high-speed clock mode. Refer to Table 11, the BB flag set/ reset time.

Note: When a STOP condition is detected in the slave mode (MST $=0$ ), an interrupt request signal " ${ }^{2} \mathrm{CIRQ}$ " occurs to the CPU.

Table 11 START condition/STOP condition detecting conditions

|  | Standard clock mode | High-speed clock mode |
| :--- | :--- | :--- |
| SCL release time | SSC value +1 cycle $(6.25 \mu \mathrm{~s})$ | 4 cycles $(1.0 \mu \mathrm{~s})$ |
| Setup time | $\frac{\text { SSC value }+1}{2}$ cycle $<4.0 \mu \mathrm{~s}(3.125 \mu \mathrm{~s})$ | 2 cycles $(0.5 \mu \mathrm{~s})$ |
| Hold time | $\frac{\text { SSC value }+1}{2}$ cycle $<4.0 \mu \mathrm{~s}(3.125 \mu \mathrm{~s})$ | 2 cycles $(0.5 \mu \mathrm{~s})$ |
| BB flag set/ <br> reset time | $\frac{\text { SSC value }-1}{2}+2$ cycles $(3.375 \mu \mathrm{~s})$ | 3.5 cycles $(0.875 \mu \mathrm{~s})$ |

Note: Unit : Cycle number of internal clock $\phi$
SSC value is the decimal notation value of the START/STOP condition set bits SSC4 to SSC0. Do not set "0" or an odd number to SSC value. The value in parentheses is an example when the $I^{2} C$ START/ STOP condition control register is set to " 1816 " at $\phi=4 \mathrm{MHz}$.


Fig. 64 START/STOP condition detecting timing diagram


Fig. 65 STOP condition detecting timing diagram

## [ ${ }^{2}$ C START/STOP Condition Control Register (S2D)] 001616

The $I^{2} \mathrm{C}$ START/STOP condition control register (S2D: address 001616) controls START/STOP condition detection.

## -Bits 0 to 4: START/STOP condition set bits (SSC4-SSC0)

SCL release time, setup time, and hold time change the detection condition by value of the main clock divide ratio selection bit and the oscillation frequency $f($ XIN $)$ because these time are measured by the internal system clock. Accordingly, set the proper value to the START/STOP condition set bits (SSC4 to SSC0) in considered of the system clock frequency. Refer to Table 11.
Do not set "000002" or an odd number to the START/STOP condition set bits (SSC4 to SSC0).
Refer to Table 12, the recommended set value to START/STOP condition set bits (SSC4-SSC0) for each oscillation frequency.

## -Bit 5: SCL/SDA interrupt pin polarity selection bit (SIP)

An interrupt can occur when detecting the falling or rising edge of the SCL or SDA pin. This bit selects the polarity of the SCL or SDA pin interrupt pin.

## Bit 6: SCL/SDA interrupt pin selection bit (SIS)

This bit selects the pin of which interrupt becomes valid between the SCL pin and the SDA pin.
Note: When changing the setting of the SCL/SDA interrupt pin polarity selection bit, the SCL/SDA interrupt pin selection bit, or the $\mathrm{I}^{2} \mathrm{C}$-BUS interface enable bit ESO, the SCL/SDA interrupt request bit may be set. When selecting the SCL/SDA interrupt source, disable the interrupt before the SCL/SDA interrupt pin polarity selection bit, the SCL/ SDA interrupt pin selection bit, or the $\mathrm{I}^{2} \mathrm{C}$-BUS interface enable bit ESO is set. Reset the request bit to " 0 " after setting these bits, and enable the interrupt.


Fig. 66 Structure of $I^{2} \mathrm{C}$ START/STOP condition control register
Table 12 Recommended set value to START/STOP condition set bits (SSC4-SSC0) for each oscillation frequency

| $\begin{aligned} & \text { Oscillation } \\ & \text { frequency } \\ & \mathrm{f}(\mathrm{XIN})(\mathrm{MHz}) \end{aligned}$ | Main clock divide ratio | Internal clock $\phi$ (MHz) | START/STOP condition control register | SCL release time ( $\mu \mathrm{s}$ ) | Setup time ( $\mu \mathrm{s}$ ) | Hold time ( $\mu \mathrm{s}$ ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 8 | 2 | 4 | XXX11010 | $6.75 \mu \mathrm{~s}$ ( 27 cycles) | $3.5 \mu \mathrm{~s}$ (14 cycles) | $3.25 \mu \mathrm{~s}$ (13 cycles) |
|  |  |  | XXX11000 | $6.25 \mu \mathrm{~s}$ ( 25 cycles) | $3.25 \mu \mathrm{~s}$ (13 cycles) | $3.0 \mu \mathrm{~s}$ (12 cycles) |
| 8 | 8 | 1 | XXX00100 | $5.0 \mu \mathrm{~s}$ (5 cycles) | $3.0 \mu \mathrm{~s}$ (3 cycles) | $2.0 \mu \mathrm{~s}$ (2 cycles) |
| 4 | 2 | 2 | XXX01100 | $6.5 \mu \mathrm{~s}$ (13 cycles) | $3.5 \mu \mathrm{~s}$ (7 cycles) | $3.0 \mu \mathrm{~s}$ (6 cycles) |
|  |  |  | XXX01010 | $5.5 \mu \mathrm{~s}$ (11 cycles) | $3.0 \mu \mathrm{~s}$ (6 cycles) | $2.5 \mu \mathrm{~s}$ (5 cycles) |
| 2 | 2 | 1 | XXX00100 | $5.0 \mu \mathrm{~s}$ (5 cycles) | $3.0 \mu \mathrm{~s}$ (3 cycles) | $2.0 \mu \mathrm{~s}$ (2 cycles) |

Note: Do not set an odd number to the START/STOP condition set bits (SSC4 to SSC0) and "000002".

## [ ${ }^{2}$ C Special Mode Status Register (S3)] 001216

The $\mathrm{I}^{2} \mathrm{C}$ special mode status register (S3: address 001216) consists of the flags indicating $\mathrm{I}^{2} \mathrm{C}$ operating state in the $\mathrm{I}^{2} \mathrm{C}$ special mode, which is set by the $\mathrm{I}^{2} \mathrm{C}$ special mode control register (S3D: address 001716).
The stop condition flag is valid in all operating modes.
-Bit 0: Slave address 0 comparison flag (AASO)
Bit 1: Slave address 1 comparison flag (AAS1)
Bit 2: Slave address 2 comparison flag (AAS2)
These flags indicate a comparison result of address data. These flags are valid only when the slave address control bit (MSLAD) is " 1 ".
In the 7-bit addressing format of the slave reception mode, the respective slave address $\mathrm{i}(\mathrm{i}=0,1,2)$ comparison flags corresponding to the $\mathrm{I}^{2} \mathrm{C}$ slave address registers 0 to 2 are set to " 1 " when an address data immediately after an occurrence of a START condition agrees with the high-order 7 -bit slave address stored in the $\mathrm{I}^{2} \mathrm{C}$ slave address registers 0 to 2 (addresses 0FF716 to OFF916).
In the 10 -bit addressing format of the slave mode, the respective slave address $i(i=0,1,2)$ comparison flags corresponding to the $I^{2} \mathrm{C}$ slave address registers are set to " 1 " when an address data is compared with the 8 bits consisting of the slave address stored in the $I^{2} \mathrm{C}$ slave address registers 0 to 2 and the RWB bit, and the first byte agrees.
These flags are initialized to " 0 " at reset, when the slave address control bit (MSLAD) is " 0 ", or when writing data to the $\mathrm{I}^{2} \mathrm{C}$ data shift register (SO: address 001116).
-Bit 5: SCL pin low hold 2 flag (PIN2)
When the ACK interrupt control bit (ACKICON) and the ACK clock bit (ACK) are " 1 ", this flag is set to " 0 " in synchronization with the falling of the data's last SCL clock, just before the ACK clock. The SCL pin is simultaneously held low, and the $I^{2} \mathrm{C}$ interrupt request occurs.
This flag is initialized to " 1 " at reset, when the ACK interrupt control bit (ACKICON) is " 0 ", or when writing " 1 " to the SCL pin low hold 2 flag set bit (PIN2IN).
The SCL pin is held low when either the SCL pin low hold bit (PIN) or the SCL pin low hold 2 flag (PIN2) becomes " 0 ". The low hold state of the SCL pin is released when both the SCL pin low hold bit (PIN) and the SCL pin low hold 2 flag (PIN2) are " 1 ".

## -Bit 7: Stop condition flag (SPCF)

This flag is set to " 1 " when a STOP condition occurs.
This flag is initialized to " 0 " at reset, when the $\mathrm{I}^{2} \mathrm{C}$-BUS interface enable bit (ESO) is " 0 ", or when writing " 1 " to the STOP condition flag clear bit (SPFCL).


Fig. 67 Structure of $\mathrm{I}^{2} \mathrm{C}$ special mode status register

## [ ${ }^{2}$ C Special Mode Control Register (S3D)] 001716

The $\mathrm{I}^{2} \mathrm{C}$ special mode control register (S3D: address 001716 ) controls special functions such as occurrence timing of reception interrupt request and extending slave address comparison to 3 bytes.

## -Bit 1: ACK interrupt control bit (ACKICON)

This bit controls the timing of $I^{2} \mathrm{C}$ interrupt request occurrence at completion of data receiving due to master reception or slave reception.
When this bit is " 0 ", the SCL pin low hold bit (PIN) is set to " 0 " in synchronization with the falling of the last SCL clock, including the ACK clock. The SCL pin is simultaneously held low, and the $\mathrm{I}^{2} \mathrm{C}$ interrupt request occurs.
When this bit is " 1 " and the ACK clock bit (ACK) is " 1 ", the SCL pin low hold 2 flag (PIN2) is set to " 0 " in synchronization with the falling of the data's last SCL clock, just before the ACK clock. The SCL pin is simultaneously held low, and the $I^{2} \mathrm{C}$ interrupt request occurs again. The ACK bit can be changed after the contents of data are confirmed by using this function.

## -Bit 2: $\mathrm{I}^{2} \mathrm{C}$ slave address control bit (MSLAD)

This bit controls a slave address. When this bit is " 0 ", only the $I^{2} \mathrm{C}$ slave address register 0 (address 0FF716) becomes valid as a slave address and a read/write bit.
When this bit is " 1 ", all of the $\mathrm{I}^{2} \mathrm{C}$ slave address registers 0 to 2 (addresses 0FF716 to 0FF916) become valid as a slave address and a read/write bit. In this case, when an address data agrees with any one of the $\mathrm{I}^{2} \mathrm{C}$ slave address registers 0 to 2 , the slave address comparison flag (AAS) is set to " 1 " and the $\mathrm{I}^{2} \mathrm{C}$ slave address comparison flag corresponding to the agreed $\mathrm{I}^{2} \mathrm{C}$ slave address registers 0 to 2 is also set to " 1 ".

## -Bit 5: SCL pin low hold 2 flag set bit (PIN2IN)

Writing " 1 " to this bit initializes the SCL pin low hold 2 flag (PIN2) to "1".
When writing "0", nothing is generated.

## -Bit 6: SCL pin low hold set bit (PIN2HD)

When the SCL pin low hold bit (PIN) becomes " 0 ", the SCL pin is held low. However, the SCL pin low hold bit (PIN) cannot be set to "0" by software. The SCL pin low hold set bit (PIN2HD) is used to , hold the SCL pin in the low state by software. When writing " 1 " to this bit, the SCL pin low hold 2 flag (PIN2) becomes " 0 ", and the SCL pin is held low. When writing " 0 ", nothing occurs.
-Bit 7: STOP condition flag clear bit (SPFCL)
Writing "1" to this bit initializes the STOP condition flag (SPCF) to " 0 ".
When writing " 0 ", nothing is generated.


Fig. 68 Structure of $\mathrm{I}^{2} \mathrm{C}$ special mode control register

## Address Data Communication

There are two address data communication formats, namely, 7-bit addressing format and 10-bit addressing format. The respective address communication formats are described below.
(1) 7-bit addressing format

To adapt the 7-bit addressing format, set the 10BIT SAD bit of the $I^{2} \mathrm{C}$ control register (S1D: address 001416) to " 0 ". The first 7 bit address data transmitted from the master is compared with the high-order 7-bit slave address stored in the $\mathrm{I}^{2} \mathrm{C}$ slave address register. At the time of this comparison, address comparison of the RWB bit of the $\mathrm{I}^{2} \mathrm{C}$ slave address register is not performed. For the data transmission format when the 7-bit addressing format is selected, refer to Figure 69, (1) and (2).
(2) 10-bit addressing format

To adapt the 10-bit addressing format, set the 10BIT SAD bit of the $I^{2} \mathrm{C}$ control register (S1D: address 001416) to " 1 ." An address comparison is performed between the first-byte address data transmitted from the master and the 8-bit slave address stored in the $\mathrm{I}^{2} \mathrm{C}$ slave address register. At the time of this com-
parison, an address comparison between the RWB bit of the $I^{2} \mathrm{C}$ slave address register and the $\mathrm{R} / \overline{\mathrm{W}}$ bit which is the last bit of the address data transmitted from the master is made. In the 10-bit addressing mode, the RWB bit which is the last bit of the address data not only specifies the direction of communication for control data, but also is processed as an address data bit.
When the first-byte address data agree with the slave address, the AAS bit of the $I^{2} \mathrm{C}$ status register (S1: address 001316) is set to "1." After the second-byte address data is stored into the $I^{2} \mathrm{C}$ data shift register (S0: address 001116), perform an address comparison between the second-byte data and the slave address by software. When the address data of the 2 bytes agree with the slave address, set the RWB bit of the $\mathrm{I}^{2} \mathrm{C}$ slave address register to " 1 " by software. This processing can make the 7 -bit slave address and R/W data agree, which are received after a RESTART condition is detected, with the value of the $I^{2} C$ slave address register. For the data transmission format when the 10-bit addressing format is selected, refer to Figure 69, (3) and (4).
(1) A master-transmitter transmits data to a slave-receiver

(2) A master-receiver receives data from a slave-transmitter

(3) A master-transmitter transmits data to a slave-receiver with a 10-bit address

(4) A master-receiver receives data from a slave-transmitter with a 10-bit address


Fig. 69 Address data communication format

## Example of Master Transmission

An example of master transmission in the standard clock mode, at the SCL frequency of 100 kHz and in the ACK return mode is shown below.
(1) Set a slave address in the high-order 7 bits of the $\mathrm{I}^{2} \mathrm{C}$ slave address register and " 0 " into the RWB bit.
(2) Set the ACK return mode and SCL $=100 \mathrm{kHz}$ by setting " 8516 " in the $\mathrm{I}^{2} \mathrm{C}$ clock control register (S2: address 001516).
(3) Set " 0016 " in the $\mathrm{I}^{2} \mathrm{C}$ status register (S1: address 001316) so that transmission/reception mode can become initializing condition.
(4) Set a communication enable status by setting " 0816 " in the $\mathrm{I}^{2} \mathrm{C}$ control register (S1D: address 001416).
(5) Confirm the bus free condition by the BB flag of the $\mathrm{I}^{2} \mathrm{C}$ status register (S1: address 001316).
(6) Set the address data of the destination of transmission in the high-order 7 bits of the $\mathrm{I}^{2} \mathrm{C}$ data shift register (S0: address 001116) and set " 0 " in the least significant bit.
(7) Set "F016" in the $\mathrm{I}^{2} \mathrm{C}$ status register (S1: address 001316) to generate a START condition. At this time, an SCL for 1 byte and an ACK clock automatically occur.
(8) Set transmit data in the $\mathrm{I}^{2} \mathrm{C}$ data shift register (SO: address 001116). At this time, an SCL and an ACK clock automatically occur.
(9) When transmitting control data of more than 1 byte, repeat step (8).
(10) Set "D016" in the $\mathrm{I}^{2} \mathrm{C}$ status register (S1: address 001316) to generate a STOP condition if ACK is not returned from slave reception side or transmission ends.

## Example of Slave Reception

An example of slave reception in the high-speed clock mode, at the SCL frequency of 400 kHz , in the ACK non-return mode and using the addressing format is shown below.
(1) Set a slave address in the high-order 7 bits of the $\mathrm{I}^{2} \mathrm{C}$ slave address register and " 0 " in the RWB bit.
(2) Set the no ACK clock mode and SCL $=400 \mathrm{kHz}$ by setting " 2516 " in the $\mathrm{I}^{2} \mathrm{C}$ clock control register (S2: address 001516).
(3) Set " 0016 " in the $I^{2} \mathrm{C}$ status register (S1: address 001316) so that transmission/reception mode can become initializing condition.
(4) Set a communication enable status by setting " 0816 " in the $\mathrm{I}^{2} \mathrm{C}$ control register (S1D: address 001416).
(5) When a START condition is received, an address comparison is performed.
(6) •When all transmitted addresses are "0" (general call):

AD0 of the $\mathrm{I}^{2} \mathrm{C}$ status register (S1: address 001316) is set to " 1 " and an interrupt request signal occurs.

- When the transmitted addresses agree with the address set in (1):

AAS of the $\mathrm{I}^{2} \mathrm{C}$ status register (S1: address 001316) is set to
" 1 " and an interrupt request signal occurs.

- In the cases other than the above ADO and AAS of the $\mathrm{I}^{2} \mathrm{C}$ status register (S1: address 001316) are set to "0" and no interrupt request signal occurs.
(7) Set dummy data in the $\mathrm{I}^{2} \mathrm{C}$ data shift register (S0: address 001116).

When receiving control data of more than 1 byte, repeat step (7). (9) When a STOP condition is detected, the communication ends.

## © Precautions when using multi-master $\mathrm{I}^{2} \mathrm{C}$ BUS interface

(1) Read-modify-write instruction

The precautions when the read-modify-write instruction such as SEB, CLB etc. is executed for each register of the multi-master $I^{2} \mathrm{C}$-BUS interface are described below.

- $I^{2} \mathrm{C}$ data shift register (S0: address 001116)

When executing the read-modify-write instruction for this register during transfer, data may become a value not intended.

- $1^{2} \mathrm{C}$ slave address registers 0 to 2 (SODO to SOD2: addresses OFF716 to0FF916)
When the read-modify-write instruction is executed for this register at detecting the STOP condition, data may become a value not intended. It is because H/W changes the read/write bit (RWB) at the above timing.
- $\mathrm{I}^{2} \mathrm{C}$ status register (S1: address 001316)

Do not execute the read-modify-write instruction for this register because all bits of this register are changed by H/W.

- $\mathrm{I}^{2} \mathrm{C}$ control register (S1D: address 001416)

When the read-modify-write instruction is executed for this register at detecting the START condition or at completing the byte transfer, data may become a value not intended. Because H/W changes the bit counter ( $\mathrm{BC} 0-\mathrm{BC} 2$ ) at the above timing.

- $\mathrm{I}^{2} \mathrm{C}$ clock control register (S2: address 001516)

The read-modify-write instruction can be executed for this register.

- $I^{2} \mathrm{C}$ START/STOP condition control register (S2D: address 001616)

The read-modify-write instruction can be executed for this register.
(2) START condition generating procedure using multi-master

1. Procedure example (The necessary conditions of the generating procedure are described as the following 2 to 5 . !
LDA - (Taking out of slave address value) SEI (Interrupt disabled)
BBS 5, S1, BUSBUSY (BB flag confirming and branch process) BUSFREE:
STA SO
LDM \#\$F0, S1
CLI

BUSBUSY:
CLI
(Interrupt enabled)
2. Use "Branch on Bit Set" of "BBS 5, S1, -" for the BB flag confirming and branch process.
3. Use "STA $\$ 12$, STX $\$ 12$ " or "STY $\$ 12$ " of the zero page addressing instruction for writing the slave address value to the $I^{2} \mathrm{C}$ data shift register.
4. Execute the branch instruction of above 2 and the store instruction of above 3 continuously shown the above procedure example.
5. Disable interrupts during the following three process steps:

- BB flag confirming
- Writing of slave address value
- Trigger of START condition generating

When the condition of the BB flag is bus busy, enable interrupts immediately.
(3) RESTART condition generating procedure

1. Procedure example (The necessary conditions of the generating procedure are described as the following 2 to 4 .)
Execute the following procedure when the PIN bit is " 0 ." $\vdots$

LDM \#\$00, S1 (Select slave receive mode)
LDA (Taking out of slave address value)
SEI (Interrupt disabled)
(Writing of slave address value)
(Trigger of RESTART condition generating)
(Interrupt enabled)

LDM \#\$F0, S1
CLI
$\vdots$
2. Select the slave receive mode when the PIN bit is " 0 ." Do not write " 1 " to the PIN bit. Neither " 0 " nor " 1 " is specified for the writing to the BB bit.
The TRX bit becomes " 0 " and the SDA pin is released.
3. The SCL pin is released by writing the slave address value to the $\mathrm{I}^{2} \mathrm{C}$ data shift register.
4. Disable interrupts during the following two process steps:

- Writing of slave address value
- Trigger of RESTART condition generating
(4) Writing to $I^{2} C$ status register

Do not execute an instruction to set the PIN bit to " 1 " from " 0 " and an instruction to set the MST and TRX bits to " 0 " from " 1 " simultaneously. It is because it may enter the state that the SCL pin is released and the SDA pin is released after about one machine cycle. Do not execute an instruction to set the MST and TRX bits to " 0 " from " 1 " simultaneously when the PIN bit is " 1 ." It is because it may become the same as above.
(5) Process of after STOP condition generating

Do not write data in the $I^{2} \mathrm{C}$ data shift register S 0 and the $\mathrm{I}^{2} \mathrm{C}$ status register S1 until the bus busy flag BB becomes " 0 " after generating the STOP condition in the master mode. It is because the STOP condition waveform might not be normally generated. Reading to the above registers does not have the problem.

## RESET CIRCUIT

To reset the microcomputer, $\overline{R E S E T}$ pin should be held at an "L" level for 16 cycles or more of XIN. Then the RESET pin is returned to an "H" level (the power source voltage should be between 2.7 V to 5.5 V , and the oscillation should be stable), reset is released. After the reset is completed, the program starts from the address contained in address FFFD16 (high-order byte) and address FFFC16 (low-order byte).
Input to the RESET pin in the following procedure.

- When power source is stabilized
(1) Input "L" level to RESET pin.
(2) Input "L" level for 16 cycles or more to XIN pin.
(3) Input "H" level to RESET pin.


## At power-on

(1) Input "L" level to RESET $p i n$.
(2) Increase the power source voltage to 2.7 V .
(3) Wait for $\operatorname{td}(P-R)$ until internal power source has stabilized.
(4) Input "L" level for 16 cycles or more to XIN pin.
(5) Input "H" level to RESET pin.


Fig. 70 Reset circuit example


Fig. 71 Reset sequence


## Fig. 72 Internal status at reset

## CLOCK GENERATING CIRCUIT

The 3804 group (Spec. H) has two built-in oscillation circuits: main clock XIn-Xout oscillation circuit and sub clock Xcin-Xcout oscillation circuit. An oscillation circuit can be formed by connecting a resonator between XIN and XOUT (XCIN and XCOUT). Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and XOUT since a feed-back resistor exists on-chip.(An external feed-back resistor may be needed depending on conditions.) However, an external feed-back resistor is needed between XCIN and Xcout.
Immediately after power on, only the XIN oscillation circuit starts oscillating, and XCIN and Xcout pins function as I/O ports.

## Frequency Control

(1) Middle-speed mode

The internal clock $\phi$ is the frequency of XIN divided by 8. After reset is released, this mode is selected.

## (2) High-speed mode

The internal clock $\phi$ is half the frequency of XIN.

## (3) Low-speed mode

The internal clock $\phi$ is half the frequency of XCIN.

## (4) Low power dissipation mode

The low power consumption operation can be realized by stopping the main clock XIN in low-speed mode. To stop the main clock, set bit 5 of the CPU mode register to " 1 ." When the main clock XIN is restarted (by setting the main clock stop bit to "0"), set sufficient time for oscillation to stabilize.

## Oscillation Control

## (1) Stop mode

If the STP instruction is executed, the internal clock $\phi$ stops at an "H" level, and XIN and XCIN oscillators stop. When the oscillation stabilizing time set after STP instruction released bit is " 0 ," the prescaler 12 is set to "FF16" and timer 1 is set to " 0116 ." When the oscillation stabilizing time set after STP instruction released bit is "1," set the sufficient time for oscillation of used oscillator to stabilize since nothing is set to the prescaler 12 and timer 1.
After STP instruction is released, the input of the prescaler 12 is connected to count source which had set at executing the STP instruction, and the output of the prescaler 12 is connected to timer 1. Set the timer 1 interrupt enable bit to disabled ("0") before executing the STP instruction. Oscillator restarts when an external interrupt is received, but the internal clock $\phi$ is not supplied to the CPU (remains at "H") until timer 1 underflows. The internal clock $\phi$ is supplied for the first time, when timer 1 underflows. Therefore make sure not to set the timer 1 interrupt request bit to " 1 " before the STP instruction stops the oscillator. When the oscillator is restarted by reset, apply "L" level to the $\overline{R E S E T}$ pin until the oscillation is stable since a wait time will not be generated.
The internal power supply circuit is changed to low power consumption mode for consumption current reduction at the time of STP instruction execution.
Although an internal power supply circuit is usually changed to the normal operation mode at the time of the return from an STP instruction, since a certain time is required to start the power supply to the flash memory and operation of flash memory to be enabled, set wait time $100 \mu \mathrm{~s}$ or more by the oscillation stabilization time set function after release of the STP instruction which used the timer 1.

## (2) Wait mode

If the WIT instruction is executed, the internal clock $\phi$ stops at an "H" level, but the oscillator does not stop. The internal clock $\phi$ restarts when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.

## - Note

- If you switch the mode between middle/high-speed and lowspeed, stabilize both XIN and XCIN oscillations. The sufficient time is required for the sub clock to stabilize, especially immediately after power on and at returning from stop mode. When switching the mode between middle/high-speed and low-speed, set the frequency on condition that $f(X I N)>3 f(X C I N)$.
-When using the quartz-crystal oscillator of high frequency, such as 16 MHz etc., it may be necessary to select a specific oscillator with the specification demanded.


Notes: Insert a damping resistor if required
The resistance will vary depending on the oscillator and the oscillation drive capacity setting.
Use the value recommended by the maker of the oscillator.
Also, if the oscillator manufacturer's data sheet specifies that a feedback resistor be added external to the chip though a feedback resistor exists on-chip, insert a feedback resistor between XIN and XOUT following the instruction.

Fig. 73 Ceramic resonator circuit


Fig. 74 External clock input circuit


Notes 1: Either high-speed, middle-speed or low-speed mode is selected by bits 7 and 6 of the CPU mode register. When low-speed mode is selected, set port Xc switch bit (b4) to "1".
2: $f\left(X_{\text {IN }}\right) / 16$ is supplied as the count source to the prescaler 12 at reset. The count source before executing the STP instruction is supplied as the count source at executing STP instruction.
3: When bit 0 of MISRG is " 0 ", timer 1 is set " 0116 " and prescaler 12 is set "FF16" automatically. When bit 0 of MISRG is "1", set the appropriate value to them in accordance with oscillation stablizing time required by the using oscillator because nothing is automatically set into timer 1 and prescaler 12.
4: Although a feed-back resistor exists on-chip, an external feed-back resistor may be needed depending on conditions.

Fig. 75 System clock generating circuit block diagram


Notes 1 : Switch the mode by the allows shown between the mode blocks. (Do not switch between the modes directly without an allow.)
2: The all modes can be switched to the stop mode or the wait mode and return to the source mode when the stop mode or the wait mode is ended.
3: Timer operates in the wait mode.
4 : When the stop mode is ended, a delay of approximately 1 ms occurs by connecting prescaler 12 and Timer 1 in middle/high-speed mode.
5 : When the stop mode is ended, a delay of approximately 0.25 s occurs by Timer 1 and Timer 2 in low-speed mode.
6: Wait until oscillation stabilizes after oscillating the main clock XIN before the switching from the low-speed mode to middle/high-speed mode.
7: The example assumes that 8 MHz is being applied to the XIN pin and 32 kHz to the XCIN pin. $\phi$ indicates the internal clock.

Fig. 76 State transitions of system clock

## FLASH MEMORY MODE

The 3804 group (spec. H) has the flash memory that can be rewritten with a single power source.
For this flash memory, three flash memory modes are available in which to read, program, and erase: the parallel I/O and standard serial I/O modes in which the flash memory can be manipulated using a programmer and the CPU rewrite mode in which the flash memory can be manipulated by the Central Processing Unit (CPU).
This flash memory has some blocks on it as shown in Figure 77 and each block can be erased.

In addition to the ordinary User ROM area to store the MCU operation control program, the flash memory has a Boot ROM area that is used to store a program to control rewriting in CPU rewrite and standard serial I/O modes. This Boot ROM area has had a standard serial I/O mode control program stored in it when shipped from the factory. However, the user can write a rewrite control program in this area that suits the user's application system. This Boot ROM area can be rewritten in only parallel I/O mode.

## Summary

Table 13 lists the summary of the 3804 Group (spec. H).

Table 13 Summary of $\mathbf{3 8 0 4}$ group (spec. H)

| Item |  |
| :--- | :--- |
| Power source voltage (Vcc) | Vcc $=2.7$ to 5.5 V |
| Program/Erase VPP voltage (VPP) | VcC $=2.7$ to 5.5 V |
| Flash memory mode | 3 modes; Parallel I/O mode, Standard serial I/O mode, CPU rewrite mode |
| Erase block division | User ROM area/Data ROM area |
|  | Refer to Fig. 77. |
| Program method | Not divided (4K bytes) |
| Erase method | In units of bytes |
| Program/Erase control method | Block erase |
| Number of commands | Program/Erase control by software command |
| Number of program/Erase times | 5 commands |
| ROM code protection | 100 |

Note: The Boot ROM area has had a standard serial I/O mode control program stored in it when shipped from the factory.
This Boot ROM area can be erased and written in only parallel I/O mode.

## - Boot Mode

The control program for CPU rewrite mode must be written into the User ROM or Boot ROM area in parallel I/O mode beforehand. (If the control program is written into the Boot ROM area, the standard serial I/O mode becomes unusable.)
See Figure 77 for details about the Boot ROM area.
Normal microcomputer mode is entered when the microcomputer is reset with pulling CNVss pin low. In this case, the CPU starts operating using the control program in the User ROM area.
When the microcomputer is reset and the CNVss pin high after pulling the P45/TxD1 pin and CNVss pin high, the CPU starts operating (start address of program is stored into addresses FFFC16 and FFFD16) using the control program in the Boot ROM area. This mode is called the "Boot mode". Also, User ROM area can be rewritten using the control program in the Boot ROM area.

## - CPU Rewrite Mode

In CPU rewrite mode, the internal flash memory can be operated on (read, program, or erase) under control of the Central Processing Unit (CPU).
In CPU rewrite mode, only the User ROM area shown in Figure 77 can be rewritten; the Boot ROM area cannot be rewritten. Make sure the program and block erase commands are issued for only the User ROM area and each block area.
The control program for CPU rewrite mode can be stored in either User ROM or Boot ROM area. In the CPU rewrite mode, because the flash memory cannot be read from the CPU, the rewrite control program must be transferred to internal RAM area before it can be executed.

## - Block Address

Block addresses refer to the maximum address of each block.
These addresses are used in the block erase command


Fig. 77 Block diagram of built-in flash memory

## -Outline Performance

CPU rewrite mode is usable in the single-chip or Boot mode. The only User ROM area can be rewritten.
In CPU rewrite mode, the CPU erases, programs and reads the internal flash memory as instructed by software commands. This rewrite control program must be transferred to internal RAM area before it can be executed.
The MCU enters CPU rewrite mode by setting "1" to the CPU rewrite mode select bit (bit 1 of address 0FE016). Then, software commands can be accepted.
Use software commands to control program and erase operations. Whether a program or erase operation has terminated normally or in error can be verified by reading the status register.
Figure 78 shows the flash memory control register 0.
Bit 0 of the flash memory control register 0 is the RY/BY status flag used exclusively to read the operating status of the flash memory. During programming and erase operations, it is " 0 " (busy). Otherwise, it is " 1 " (ready).
Bit 1 of the flash memory control register 0 is the CPU rewrite mode select bit. When this bit is set to " 1 ", the MCU enters CPU rewrite mode. And then, software commands can be accepted. In CPU rewrite mode, the CPU becomes unable to access the internal flash memory directly. Therefore, use the control program in the internal RAM for write to bit 1 . To set this bit 1 to " 1 ", it is necessary to write " 0 " and then write " 1 " in succession to bit 1 . The bit can be set to " 0 " by only writing " 0 ".
Bit 2 of the flash memory control register 0 is the 8 KB user block E/W enable bit. By setting combination of bit 4 of the flash memory control register 2 and this bit as shown in Table 14, E/W is disabled to user block in the CPU rewriting mode.
Bit 3 of the flash memory control register 0 is the flash memory reset bit used to reset the control circuit of internal flash memory. This bit is used when flash memory access has failed. When the CPU rewrite mode select bit is " 1 ", setting " 1 " for this bit resets the control circuit. To release the reset, it is necessary to set this bit to " 0 ".
Bit 5 of the flash memory control register 0 is the User ROM area select bit and is valid only in the boot mode. Setting this bit to "1" in the boot mode switches an accessible area from the boot ROM area to the user ROM area. To use the CPU rewrite mode in the boot mode, set this bit to " 1 ". To rewrite bit 5 , execute the useroriginal reprogramming control software transferred to the internal RAM in advance.
Bit 6 of the flash memory control register 0 is the program status flag. This bit is set to " 1 " when writing to flash memory is failed. When program error occurs, the block cannot be used.
Bit 7 of the flash memory control register 0 is the erase status flag. This bit is set to " 1 " when erasing flash memory is failed. When erase error occurs, the block cannot be used.
Figure 79 shows the flash memory control register 1.
Bit 0 of the flash memory control register 1 is the Erase suspend enable bit. By setting this bit to " 1 ", the erase suspend mode to suspend erase processing temporaly when block erase command is executed can be used. In order to set this bit to " 1 ", writing " 0 " and " 1 " in succession to bit 0 . In order to set this bit to " 0 ", write " 0 " only to bit 0 .
Bit 1 of the flash memory control register 1 is the erase suspend request bit. By setting this bit to " 1 " when erase suspend enable bit is " 1 ", the erase processing is suspended.
Bit 6 of the flash memory control register 1 is the erase suspend flag. This bit is cleared to " 0 " at the flash erasing.


Fig. 78 Structure of flash memory control register 0


Notes 1: For this bit to be set to " 1 ", the user needs to write a "0" and then a " 1 " to it in succession. For this bit to be set to " 0 ", write " 0 " only to this bit.
2 : Effective only when the suspend enable bit = " 1 ".
Fig. 79 Structure of flash memory control register 1


Notes 1: For this bit to be set to " 1 ", the user needs to write a " 0 " and then a " 1 " to it in succession. For this bit to be set to " 0 ", write " 0 " only to this bit.
2: Effective only when the CPU rewrite mode select bit = "1".
Fig. 80 Structure of flash memory control register 2

Table 14 State of E/W inhibition function

| All user block E/W <br> enable bit | 8 KB user block E/W <br> enable bit | $8 \mathrm{~KB} \times 2$ block <br> Addresses C00016 to FFFF16 | $16 \mathrm{~KB}+24 \mathrm{~KB}$ block <br> Addresses 200016 to BFFF16 | Addresses 100016 to 1FFF16 |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | E/W disabled | E/W disabled | E/W enabled |
| 0 | 1 | E/W disabled | E/W disabled | E/W enabled |
| 1 | 0 | E/W disabled | E/W enabled | E/W enabled |
| 1 | 1 | E/W enabled | E/W enabled | E/W enabled |

Figure 81 shows a flowchart for setting/releasing CPU rewrite mode.


Notes 1: Set the main clock as follows depending on the clock division ratio selection bits of CPU mode register (bits 6, 7 of address 003B16).
2: Before exiting the CPU rewrite mode after completing erase or program operation, always be sure to execute the read array command.

Fig. 81 CPU rewrite mode set/release flowchart

## Notes on CPU Rewrite Mode

Take the notes described below when rewriting the flash memory in CPU rewrite mode.

## -Operation speed

During CPU rewrite mode, set the system clock $\phi$ to 4.0 MHz or less using the clock division ratio selection bits (bits 6 and 7 of address 003B16).

## Olnstructions inhibited against use

The instructions which refer to the internal data of the flash memory cannot be used during CPU rewrite mode.

## - Interrupts

The interrupts cannot be used during CPU rewrite mode because they refer to the internal data of the flash memory.

## - Watchdog timer

If the watchdog timer has been already activated, internal reset due to an underflow will not occur because the watchdog timer is surely cleared during program or erase.

## -Reset

Reset is always valid. The MCU is activated using the boot mode at release of reset in the condition of CNVss = "H", so that the program will begin at the address which is stored in addresses FFFC16 and FFFD16 of the boot ROM area.

## - Software Commands

Table 15 lists the software commands.
After setting the CPU rewrite mode select bit to " 1 ", execute a software command to specify an erase or program operation.
Each software command is explained below.

## - Read Array Command (FF16)

The read array mode is entered by writing the command code "FF16" in the first bus cycle. When an address to be read is input in one of the bus cycles that follow, the contents of the specified address are read out at the data bus (Do to D7).
The read array mode is retained until another command is written.

## - Read Status Register Command (7016)

When the command code " 7016 " is written in the first bus cycle, the contents of the status register are read out at the data bus (Do to D7) by a read in the second bus cycle.
The status register is explained in the next section.

## - Clear Status Register Command (5016)

This command is used to clear the bits SR4 and SR5 of the status register after they have been set. These bits indicate that operation has ended in an error. To use this command, write the command code " 5016 " in the first bus cycle.

## - Program Command (4016)

Program operation starts when the command code " 4016 " is written in the first bus cycle. Then, if the address and data to program are written in the 2nd bus cycle, program operation (data programming and verification) will start.
Whether the write operation is completed can be confirmed by read status register or the RY/BY status flag. When the program starts, the read status register mode is entered automatically and the contents of the status register is read at the data bus (Do to D7). The status register bit 7 (SR7) is set to " 0 " at the same time the write operation starts and is returned to " 1 " upon completion of the write operation. In this case, the read status register mode remains active until the read array command (FF16) is written.

The RY/ $\overline{\mathrm{BY}}$ status flag of the flash memory control register is " 0 " during write operation and " 1 " when the write operation is completed as is the status register bit 7 .
At program end, program results can be checked by reading the status register.


Fig. 82 Program flowchart

Table 15 List of software commands (CPU rewrite mode)

| Command | Cycle number | First bus cycle |  |  | Second bus cycle |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Mode | Address | $\begin{gathered} \text { Data } \\ \text { (Do to } \mathrm{D}_{7} \text { ) } \end{gathered}$ | Mode | Address | $\begin{gathered} \text { Data } \\ \text { (D0 to } \left.\mathrm{D}_{7}\right) \end{gathered}$ |
| Read array | 1 | Write | X (Note 4) | FF16 |  |  |  |
| Read status register | 2 | Write | X | 7016 | Read | X | SRD (Note 1) |
| Clear status register | 1 | Write | X | 5016 |  |  |  |
| Program | 2 | Write | X | 4016 | Write | WA (Note 2) | WD (Note 2) |
| Block erase | 2 | Write | X | 2016 | Write | BA (Note 3) | D016 |

Notes 1: SRD = Status Register Data
2: $W A=$ Write Address, $W D=$ Write Data
3: $\mathrm{BA}=$ Block Address to be erased (Input the maximum address of each block.)
4: X denotes a given address in the User ROM area.

- Block Erase Command (2016/D016)

By writing the command code " 2016 " in the first bus cycle and the confirmation command code "D016" and the block address in the second bus cycle that follows, the block erase (erase and erase verify) operation starts for the block address of the flash memory to be specified.
Whether the block erase operation is completed can be confirmed by read status register or the RY/BY status flag of flash memory control register. At the same time the block erase operation starts, the read status register mode is automatically entered, so that the contents of the status register can be read out. The status register bit 7 (SR7) is set to "0" at the same time the block erase operation starts and is returned to "1" upon completion of the block erase operation. In this case, the read status register mode remains active until the read array command (FF16) is written.
The RY/BY status flag is " 0 " during block erase operation and " 1 " when the block erase operation is completed as is the status register bit 7.
After the block erase ends, erase results can be checked by reading the status register. For details, refer to the section where the status register is detailed.


Fig. 83 Erase flowchart

## - Status Register

The status register shows the operating status of the flash memory and whether erase operations and programs ended successfully or in error. It can be read in the following ways:
(1) By reading an arbitrary address from the User ROM area after writing the read status register command (7016)
(2) By reading an arbitrary address from the User ROM area in the period from when the program starts or erase operation starts to when the read array command (FF16) is input.

Also, the status register can be cleared by writing the clear status register command (5016).
After reset, the status register is set to " 8016 ".
Table 16 shows the status register. Each bit in this register is explained below.

## -Sequencer status (SR7)

The sequencer status indicates the operating status of the flash memory. This bit is set to "0" (busy) during write or erase operation and is set to " 1 " when these operations ends.
After power-on, the sequencer status is set to "1" (ready).

## -Erase status (SR5)

The erase status indicates the operating status of erase operation. If an erase error occurs, it is set to " 1 ". When the erase status is cleared, it is reset to " 0 ".

## -Program status (SR4)

The program status indicates the operating status of write operation. When a write error occurs, it is set to " 1 ".
The program status is reset to " 0 " when it is cleared.

If " 1 " is written for any of the SR5 and SR4 bits, the read array, program, and block erase commands are not accepted. Before executing these commands, execute the clear status register command (5016) and clear the status register.
Also, if any commands are not correct, both SR5 and SR4 are set to "1".

Table 16 Definition of each bit in status register

| Each bit of | Status name | "1" | Definition |
| :--- | :--- | :---: | :---: |
|  |  | "0" |  |
| SRD bits (bit7) | Sequencer status | Ready | Busy |
| SR6 (bit6) | Reserved | - | - |
| SR5 (bit5) | Erase status | Terminated in error | Terminated normally |
| SR4 (bit4) | Program status | Terminated in error | Terminated normally |
| SR3 (bit3) | Reserved | - | - |
| SR2 (bit2) | Reserved | - | - |
| SR1 (bit1) | Reserved | - | - |
| SR0 (bit0) | Reserved | - | - |

## - Full Status Check

By performing full status check, it is possible to know the execution results of erase and program operations. Figure 84 shows a full status check flowchart and the action to be taken when each error occurs.


Note: When one of SR5 and SR4 is set to " 1 ", none of the read array, program, and block erase commands is accepted. Execute the clear status register command (5016) before executing these commands.

Fig. 84 Full status check flowchart and remedial procedure for errors

## - Functions To Inhibit Rewriting Flash Memory Version

To prevent the contents of internal flash memory from being read out or rewritten easily, this MCU incorporates a ROM code protect function for use in parallel I/O mode and an ID code check function for use in standard serial I/O mode.

## (1) ROM Code Protect Function

The ROM code protect function is the function to inhibit reading out or modifying the contents of internal flash memory by using the ROM code protect control address (address FFDB16) in parallel I/O mode. Figure 85 shows the ROM code protect control address (address FFDB16). (This address exists in the User ROM area.)

If one or both of the pair of ROM code protect bits is set to " 0 ", the ROM code protect is turned on, so that the contents of internal flash memory are protected against readout and modification. The ROM code protect is implemented in two levels. If level 2 is selected, the flash memory is protected even against readout by a shipment inspection LSI tester, etc. When an attempt is made to select both level 1 and level 2 , level 2 is selected by default.
If both of the two ROM code protect reset bits are set to " 00 ", the ROM code protect is turned off, so that the contents of internal flash memory can be readout or modified. Once the ROM code protect is turned on, the contents of the ROM code protect reset bits cannot be modified in parallel I/O mode. Use the serial I/O or CPU rewrite mode to rewrite the contents of the ROM code protect reset bits.
Rewriting of only the ROM code protect control address (address FFDB16) cannot be performed. When rewriting the ROM code protect reset bit, rewrite the whole user ROM area (block 0 ) containing the ROM code protect control address.


Notes 1: When ROM code protect is turned on, the internal flash memory is protected against readout or modification in parallel I/O mode.
2: When ROM code protect level 2 is turned on, ROM code readout by a shipment inspection LSI tester, etc. also is inhibited.
3: The ROM code protect reset bits can be used to turn off ROM code protect level 1 and ROM code protect level 2 . However, since these bits cannot be modified in parallel I/O mode, they need to be rewritten in serial I/O mode or CPU rewrite mode.

Fig. 85 Structure of ROM code protect control address

## (2) ID Code Check Function

Use this function in standard serial I/O mode. When the contents of the flash memory are not blank, the ID code sent from the programmer is compared with the ID code written in the flash memory to see if they match. If the ID codes do not match, the commands sent from the programmer are not accepted. The ID code consists of 8-bit data, and its areas are FFD416 to FFDA16. Write a program which has had the ID code preset at these addresses to the flash memory.


Fig. 86 ID code store addresses

## - Parallel I/O Mode

The parallel I/O mode is used to input/output software commands, address and data in parallel for operation (read, program and erase) to internal flash memory.
Use the external device (writer) only for 3804 Group (spec. H). For details, refer to the user's manual of each writer manufacturer.

## - User ROM and Boot ROM Areas

In parallel I/O mode, the User ROM and Boot ROM areas shown in Figure 77 can be rewritten. Both areas of flash memory can be operated on in the same way.
The Boot ROM area is 4 Kbytes in size and located at addresses F00016 through FFFF16. Make sure program and block erase operations are always performed within this address range. (Access to any location outside this address range is prohibited.) In the Boot ROM area, an erase block operation is applied to only one 4 Kbyte block. The boot ROM area has had a standard serial I/O mode control program stored in it when shipped from the fac-tory. Therefore, using the MCU in standard serial I/O mode, do not rewrite to the Boot ROM area.

## - Standard serial I/O Mode

The standard serial I/O mode inputs and outputs the software commands, addresses and data needed to operate (read, program, erase, etc.) the internal flash memory. This I/O is clock synchronized serial. This mode requires a purpose-specific peripheral unit.
The standard serial I/O mode is different from the parallel I/O mode in that the CPU controls flash memory rewrite (uses the CPU rewrite mode), rewrite data input and so forth. The standard serial I/O mode is started by connecting " H " to the CNVss pin and " H " to the P45 (BOOTENT) pin, and releasing the reset operation. (In the ordinary microcomputer mode, set CNVss pin to "L" level.) This control program is written in the Boot ROM area when the product is shipped from Renesas. Accordingly, make note of the fact that the standard serial I/O mode cannot be used if the Boot ROM area is rewritten in parallel I/O mode. The standard serial I/ O mode has standard serial I/O mode 1 of the clock synchronous serial and standard serial I/O mode 2 of the clock asynchronous serial. Tables 17 and 18 show description of pin function (standard serial I/O mode). Figures 87 to 90 show the pin connections for the standard serial I/O mode.
In standard serial I/O mode, only the User ROM area shown in Figure 77 can be rewritten. The Boot ROM area cannot be written. In standard serial I/O mode, a 7-byte ID code is used. When there is data in the flash memory, this function determines whether the ID code sent from the peripheral unit (programmer) and those written in the flash memory match. The commands sent from the peripheral unit (programmer) are not accepted unless the ID code matches.

Table 17 Description of pin function (Flash Memory Serial I/O Mode 1)

| Pin name | Signal name | I/O | Function |
| :--- | :--- | :---: | :--- |
| VCC,Vss | Power supply | I | Apply 2.7 to 5.5 V to the Vcc pin and 0 V to the Vss pin. |
| CNVss | CNVss | I | After input of port is set, input "H" level. |
| RESET | Reset input | I | Reset input pin. To reset the microcomputer, $\overline{\text { RESET pin should be held at an }}$ <br> "L" level for 16 cycles or more of XIN. |
| XIN | Clock input | I | Connect an oscillation circuit between the XIN and Xout pins. |
| XouT | Clock output | O | As for the connection method, refer to the "clock generating circuit". |
| AVss | Analog power supply input |  | Connect AVss to Vss. |
| VREF | Reference voltage input | I | Apply reference voltage of A/D to this pin. |
| P00-P07,P10-P17, | I/O port | I/O | Input "L" or "H" level, or keep open. |
| P20-P27,P30-P37, <br> P40-P43,P50-P57, <br> P60-P67 |  |  |  |
| P44 | RxD input | I | Serial data input pin. |
| P45 | TxD output | O | Serial data output pin. |
| P46 | ScLK input | I | Serial clock input pin. |
| P47 | BUSY output | O | BUSY signal output pin. |

Table 18 Description of pin function (Flash Memory Serial I/O Mode 2)

| Pin name | Signal name | I/O | Function |
| :--- | :--- | :---: | :--- |
| VCc,Vss | Power supply | I | Apply 2.7 to 5.5 V to the Vcc pin and 0 V to the Vss pin. |
| CNVss | CNVss | I | After input of port is set, input "H" level. |
| RESET | Reset input | I | Reset input pin. To reset the microcomputer, RESET pin should be held at an <br> "L" level for 16 cycles or more of XIN. |
| XIN | Clock input | I | Connect an oscillation circuit between the XIN and Xout pins. |
| XouT | Clock output | O | As for the connection method, refer to the "clock generating circuit". |
| AVss | Analog power supply input |  | Connect AVss to Vss. |
| VREF | Reference voltage input | I | Apply reference voltage of A/D to this pin. |
| P00-P07,P10-P17, | I/O port | I/O | Input "L" or "H" level, or keep open. |
| P20-P27,P30-P37, <br> P40-P43,P50-P57, |  |  |  |
| P60-P67 |  |  |  |
| P44 | RxD input | I | Serial data input pin. |
| P45 | TxD output | O | Serial data output pin. |
| P46 | ScLK input | I | Input "L" level. |
| P47 | BUSY output | O | BUSY signal output pin. |



Fig. 87 Connection for standard serial I/O mode 1 (M38049FFHFP/HP/KP)


Fig. 88 Connection for standard serial I/O mode 2 (M38049FFHFP/HP/KP)


Fig. 89 Connection for standard serial I/O mode 1 (M38049FFHSP)


Fig. 90 Connection for standard serial I/O mode 2 (M38049FFHSP)


| Symbol | Limits |  |  | Unit |
| :--- | :---: | :---: | :---: | :---: |
|  | Min. | Typ. | Max. |  |
| $\operatorname{td}($ CNVss-RESET $)$ | 0 | - | - | ms |
| $\operatorname{td}($ P45-RESET $)$ | 0 |  |  | ms |

Notes: In the standard serial I/O mode 1, input "H" to the P46 pin. Be sure to set the CNVss pin to "H" before rising RESET. Be sure to set the P 45 pin to " H " before rising RESET.

Fig. 91 Operating waveform for standard serial I/O mode 1


Fig. 92 Operating waveform for standard serial I/O mode 2

## NOTES ON PROGRAMMING

## Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1." After a reset, initialize flags which affect program execution. In particular, it is essential to initialize the index $X$ mode $(T)$ and the decimal mode (D) flags because of their effect on calculations.

## Interrupts

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

## Decimal Calculations

- To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute an ADC or SBC instruction. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.
- In decimal mode, the values of the negative ( $N$ ), overflow (V), and zero ( $Z$ ) flags are invalid.


## Timers

If a value $n$ (between 0 and 255) is written to a timer latch, the frequency division ratio is $1 /(n+1)$.

## Multiplication and Division Instructions

- The index $X$ mode ( $T$ ) and the decimal mode (D) flags do not affect the MUL and DIV instruction.
- The execution of these instructions does not change the contents of the processor status register.


## Ports

The contents of the port direction registers cannot be read. The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index $X$ mode flag $(T)$ is " 1 "
- The instruction with the addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instructions (ROR, CLB, or SEB, etc.) to a direction register.
Use instructions such as LDM and STA, etc., to set the port direction registers.


## Serial Interface

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the $\overline{\text { SRDY }}$ signal, set the transmit enable bit, the receive enable bit, and the $\overline{\text { SRDY }}$ output enable bit to "1."
Serial I/O continues to output the final bit from the TXD pin after transmission is completed. Sout2 pin for serial I/O2 goes to high impedance after transfer is completed.
When in serial I/Os 1 and 3 (clock-synchronous mode) or in serial I/O2, an external clock is used as synchronous clock, write transmission data to the transmit buffer register or serial I/O2 register, during transfer clock is "H."

## A/D Converter

The comparator uses capacitive coupling amplifier whose charge will be lost if the clock frequency is too low.
Therefore, make sure that $\mathrm{f}(\mathrm{XIN})$ is at least on 500 kHz during an A/D conversion.
Do not execute the STP instruction during an A/D conversion.

## D/A Converter

The accuracy of the D/A converter becomes rapidly poor under the $\mathrm{Vcc}=4.0 \mathrm{~V}$ or less condition; a supply voltage of $\mathrm{Vcc} \geq 4.0 \mathrm{~V}$ is recommended. When a D/A converter is not used, set all values of $\mathrm{D} / \mathrm{Ai}$ conversion registers $(\mathrm{i}=1,2)$ to "0016."

## Instruction Execution Time

The instruction execution time is obtained by multiplying the period of the internal clock $\phi$ by the number of cycles needed to execute an instruction.
The number of cycles required to execute an instruction is shown in the list of machine instructions.
The period of the internal clock $\phi$ is double of the XIN period in high-speed mode.

## NOTES ON USAGE

## Handling of Power Source Pins

In order to avoid a latch-up occurrence, connect a capacitor suitable for high frequencies as bypass capacitor between power source pin (Vcc pin) and GND pin (Vss pin), and between power source pin (Vcc pin) and analog power source input pin (AVss pin). Besides, connect the capacitor to as close as possible. For bypass capacitor which should not be located too far from the pins to be connected, a ceramic capacitor of $0.01 \mu \mathrm{~F}-0.1 \mu \mathrm{~F}$ is recommended.

## Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.
In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the power source voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

## Flash Memory Version

The CNVss pin determines the flash memory mode. To improve the noise reduction, connect a track between CNVss pin and Vss pin or Vcc pin with 1 to $10 \mathrm{k} \Omega$ resistance. The mask ROM version track of CNVss pin has no operational interference even if it is connected to Vss pin or Vcc pin via a resistor.

## Electric Characteristic Differences Between Mask ROM and Flash Memory Version MCUs

There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and Flash Memory version MCUs due to the difference in the manufacturing processes, built-in ROM, and layout pattern etc. When manufacturing an application system with the Flash Memory version and then switching to use of the Mask ROM version, please conduct evaluations equivalent to the system evaluations conducted for the flash memory version.

## DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:
1.Mask ROM Confirmation Form *
2.Mark Specification Form *
3.Data to be written to ROM, in EPROM form (three identical copies)

* For the mask ROM confirmation and the mark specifications, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com/en/rom).


## FUNCTIONAL DESCRIPTION SUPPLEMENT Interrupt

The 3804 group (Spec. H) permits interrupts on the basis of 16 sources. It is vector interrupts with a fixed priority system. Accordingly, when two or more interrupt requests occur during the same sampling, the higher-priority interrupt is accepted first. This priority is determined by hardware, but variety of priority processing can be performed by software, using an interrupt enable bit and an interrupt disable flag.
For interrupt sources, vector addresses and interrupt priority, refer to "Table 19".

Table 19 Interrupt sources, vector addresses and priority

| Interrupt Source | Priority | Vector Addresses (Note 1) |  | Interrupt Request Generating Conditions | - Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | High | Low |  |  |
| Reset (Note 2) | 1 | FFFD16 | FFFC16 | At reset | Non-maskable |
| INT0 | 2 | FFFB16 | FFFA16 | At detection of either rising or falling edge of INTo input | External interrupt (active edge selectable) |
| Timer Z |  |  |  | At timer Z underflow | $1 \checkmark$ |
| INT1 | 3 | FFF916 | FFF816 | At detection of either rising or falling edge of INT1 input | External interrupt (active edge selectable) |
| Serial I/O1 reception | 4 | FFF716 | FFF616 | At completion of serial I/O1 data reception | Valid when serial I/O1 is selected |
| Serial I/O1 transmission | 5 | FFF516 | FFF416 | At completion of serial I/O1 transmission shift or when transmission buffer is empty | Valid when serial I/O1 is selected |
| SCL, SDA |  |  |  | At detection of either rising or falling edge of SCL or SDA | External interrupt (active edge selectable) |
| Timer X | 6 | FFF316 | FFF216 | At timer X underflow |  |
| Timer Y | 7 | FFF116 | FFF016 | At timer Y underflow |  |
| Timer 1 | 8 | FFEF16 | FFEE16 | At timer 1 underflow | STP release timer underflow |
| Timer 2 | 9 | FFED16 | FFEC16 | At timer 2 underflow |  |
| CNTR0 | 10 | FFEB16 | FFEA16 | At detection of either rising or falling edge of CNTRo input | External interrupt (active edge selectable) |
| SCL, SDA |  |  |  | At detection of either rising or falling edge of SCL or SDA | External interrupt (active edge selectable) |
| CNTR1 | 11 | FFE916 | FFE816 | At detection of either rising or falling edge of CNTR1 input | External interrupt (active edge selectable) |
| Serial I/O3 reception |  |  |  | At completion of serial I/O3 data reception | Valid when serial I/O3 is selected |
| Serial I/O2 | 12 | FFE716 | FFE616 | At completion of serial I/O2 data transmission or reception | Valid when serial I/O2 is selected |
| Timer Z |  |  |  | At timer Z underflow |  |
| INT2 | 13 | FFE516 | FFE416 | At detection of either rising or falling edge of INT2 input | External interrupt (active edge selectable) |
| $\mathrm{I}^{2} \mathrm{C}$ |  |  |  | At completion of data transfer |  |
| INT3 | 14 | FFE316 | FFE216 | At detection of either rising or falling edge of INT3 input | External interrupt (active edge selectable) |
| INT4 | 15 | FFE116 | FFE016 | At detection of either rising or falling edge of INT4 input | External interrupt (active edge selectable) |
| CNTR2 |  |  |  | At detection of either rising or falling edge of CNTR2 input | External interrupt (active edge selectable) |
| A/D converter | 16 | FFDF16 | FFDE16 | At completion of A/D conversion |  |
| Serial I/O3 transmission |  |  |  | At completion of serial I/O3 transmission shift or when transmission buffer is empty | Valid when serial I/O3 is selected |
| BRK instruction | 17 | FFDD16 | FFDC16 | At BRK instruction execution | Non-maskable software interrupt |

Notes 1: Vector addresses contain interrupt jump destination addresses.
2: Reset function in the same way as an interrupt with the highest priority.

## Timing After Interrupt

The interrupt processing routine begins with the machine cycle following the completion of the instruction that is currently in execution.
Figure 93 shows a timing chart after an interrupt occurs, and Figure 94 shows the time up to execution of the interrupt processing routine.


Fig. 93 Timing chart after an interrupt occurs


Fig. 94 Time up to execution of the interrupt processing routine

## A/D Converter

A/D conversion is started by setting AD conversion completion bit to " 0 ". During A/D conversion, internal operations are performed as follows.

1. After the start of $A / D$ conversion, $A D$ conversion register goes to " 0016 ".
2. The highest-order bit of AD conversion register is set to " 1 ". and the comparison voltage Vref is input to the comparator. Then, Vref is compared with analog input voltage Vin.
3. As a result of comparison, when Vref < $\mathrm{V}_{\mathrm{IN}}$, the highestorder bit of AD conversion register becomes "1." When Vref $>\mathrm{V}_{\text {IN }}$, the highest-order bit becomes " 0 ."

By repeating the above operations up to the lowest-order bit of the AD conversion register, an analog value converts into a digital value.
In the 10-bit A/D mode, $A / D$ conversion completes at 61 cycles of $2 \mathrm{tc}(\mathrm{XIN})^{*}(15.25 \mu \mathrm{~s}$ at $\mathrm{f}(\mathrm{XIN})=8.0 \mathrm{MHz})$ after it is started. In the 8bit $A / D$ mode, $A / D$ conversion completes at 50 cycles of $2 \mathrm{tc}(\mathrm{XIN})$ ( $12.5 \mu \mathrm{~s}$ at $\mathrm{f}(\mathrm{XIN})=8.0 \mathrm{MHz}$ ) after it is started. And the result of the conversion is stored into the AD conversion register.
Concurrently with the completion of $A / D$ conversion, the $A / D$ conversion completion bit is set to " 1 " and an A/D conversion interrupt request occurs, so that the AD conversion interrupt request bit is set to "1".

* $\mathrm{tc}($ XIN $)=$ Main clock input cycle time

Table 20 Relative formula for a reference voltage Vref of A/D converter and Vref (at 10-bit A/D mode)

| When $\mathrm{n}=0$ | Vref $=0$ |
| :--- | :--- |
| When $\mathrm{n}=1$ to 1023 | Vref $=\frac{\text { VREF }}{1024} \quad \times \mathrm{n}$ |

n : Value of $A / D$ converter (decimal numeral)

Table 21 Relative formula for a reference voltage Vref of A/D converter and Vref (at 8-bit A/D mode)

| When $\mathrm{n}=0$ | Vref $=0$ |
| :--- | :--- |
| When $\mathrm{n}=1$ to 255 | Vref $=\frac{\text { VrEF }}{256} \quad \times(\mathrm{n}-0.5)$ |

n : Value of A/D converter (decimal numeral)

Table 22 Change of AD conversion register during A/D conversion (at 10-bit A/D mode)

$* 1-* 10$ : A result of the first to tenth comparison

Table 23 Change of AD conversion register during A/D conversion (at 8-bit A/D mode)

|  | Change of AD conversion register |  |  |  |  |  |  |  |  | Value of comparison voltage (Vref) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| At start of conversion | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 0 |
| First comparison | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | $\frac{\text { VreF }}{2}-\frac{\text { VreF }}{512}$ |
| Second comparison | *1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  | $\frac{\text { Vref }}{2} \pm \frac{\text { Vref }}{4}-\frac{\text { Vref }}{512}$ |
| Third comparison | $*_{1}$ | *2 | 1 | 0 | 0 | 0 | 0 | 0 |  | $\frac{\mathrm{V}_{\text {ReF }}}{2} \pm \frac{\mathrm{V}_{\text {ReF }}}{4} \pm \frac{\mathrm{V}_{\text {ref }}}{8}-\frac{\text { Vref }}{512}$ |
| : |  |  |  |  | : |  |  |  |  | : |
| After completion of eighth comparison | *1 | *2 | *3 | of A | *5 | * 6 | \% ${ }^{\text {\% }}$ | * 8 |  | $\frac{\text { Vref }}{2} \pm \frac{\text { Vref }}{4} \pm \cdots \pm \frac{\text { VreF }}{256}-\frac{\text { VreF }}{512}$ |

*1-*8: A result of the first to eighth comparison

Figure 95 shows A/D conversion equivalent circuit, and Figure 96 shows $A / D$ conversion timing chart.


Fig. 95 A/D conversion equivalent circuit


Fig. 96 A/D conversion timing chart

Memo

## CHAPTER 2

## APPLICATION

2.1 I/O port
2.2 Interrupt
2.3 Timer
2.4 Serial interface
2.5 Multi-master ${ }^{2} \mathrm{C}$ - -BUS interface
2.6 PWM
2.7 A/D converter
2.8 D/A converter
2.9 Watchdog timer
2.10 Reset
2.11 Clock generating circuit
2.12 Standby function
2.13 Flash memory mode

### 2.1 I/O port

This paragraph describes the setting method of I/O port relevant registers, notes etc.

### 2.1.1 Memory map



Fig. 2.1.1 Memory map of I/O port relevant registers

### 2.1.2 Relevant registers

## Port Pi



Fig. 2.1.2 Structure of Port Pi (i=0 to 6)

Port Pi direction register


Fig. 2.1.3 Structure of Port Pi direction register ( $\mathbf{i}=0$ to 6 )

Port Pi pull-up control register ( $\mathrm{i}=0$ to 2,4 to 6 )


Fig. 2.1.4 Structure of Port Pi pull-up control register (i=0, 1, 2, 4, 5, 6)

## Port P3 pull-up control register



Fig. 2.1.5 Structure of Port P3 pull-up control register

### 2.1.3 Port Pi pull-up control register

Valid/Invalid of pull-up resistor can be set by the pull-up control register by a bit unit. Pull-up control is valid only when each direction register is set to the input mode.

Note: Ports $\mathrm{P}_{2}$ and $\mathrm{P}_{3}$ do not have pull-up control bit because they are N -channel open-drain output.

### 2.1.4 Terminate unused pins

Table 2.1.1 Termination of unused pins (in single-chip mode)

| Pins | Termination |
| :--- | :--- |
| P0, P1, P2, P3, | • Set to the input mode and connect each to $\mathrm{V}_{\mathrm{cc}}$ or $\mathrm{V}_{\text {ss through a resistor of } 1 \mathrm{k} \Omega \text { to }}$ |
| $\mathrm{P} 4, \mathrm{P} 5, \mathrm{P} 6$ | $10 \mathrm{k} \Omega$. |
|  | • Set to the output mode and open at " L " or "H" output state. |
| $\mathrm{V}_{\text {REF }}$ | Connect to Vss (GND). |
| AVss | Connect to Vss (GND). |
| Xout | Open (only when using external clock) |

### 2.1.5 Notes on I/O port

## (1) Notes in standby state

In standby state*1 for low-power dissipation, do not make input levels of an I/O port "undefined", especially for I/O ports of the N -channel open-drain.
Pull-up (connect the port to VCc) or pull-down (connect the port to Vss) these ports through a resistor.
When determining a resistance value, note the following points:

- External circuit
- Variation of output levels during the ordinary operation

When using built-in pull-up resistor, note on varied current values:

- When setting as an input port : Fix its input level
- When setting as an output port : Prevent current from flowing out to external


## - Reason

Even when setting as an output port with its direction register, when the content of the port latch is " 1 ", the transistor becomes the OFF state, which causes the ports to be the high-impedance state. Note that the level becomes "undefined" depending on external circuits.
Accordingly, the potential which is input to the input buffer in a microcomputer is unstable in the state that input levels of an I/O port are "undefined". This may cause power source current.
*1 standby state: stop mode by executing STP instruction
wait mode by executing WIT instruction
(2) Modifying output data with bit managing instruction

When the port latch of an I/O port is modified with the bit managing instruction*2, the value of the unspecified bit may be changed.

## - Reason

The bit managing instructions are read-modify-write form instructions for reading and writing data by a byte unit. Accordingly, when these instructions are executed on a bit of the port latch of an I/O port, the following is executed to all bits of the port latch.
-As for bit which is set for input port:
The pin state is read in the CPU, and is written to this bit after bit managing.
-As for bit which is set for output port:
The bit value is read in the CPU, and is written to this bit after bit managing.
Note the following:
-Even when a port which is set as an output port is changed for an input port, its port latch holds the output data.
-As for a bit of which is set for an input port, its value may be changed even when not specified with a bit managing instruction in case where the pin state differs from its port latch contents.
*2 Bit managing instructions: SEB and CLB instructions

### 2.1.6 Termination of unused pins

## (1) Terminate unused pins

(1) I/O ports:

- Set the I/O ports for the input mode and connect them to Vcc or Vss through each resistor of $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$.
Ports that permit the selecting of a built-in pull-up resistor can also use this resistor. Set the I/O ports for the output mode and open them at "L" or "H".
- When opening them in the output mode, the input mode of the initial status remains until the mode of the ports is switched over to the output mode by the program after reset. Thus, the potential at these pins is undefined and the power source current may increase in the input mode. With regard to an effects on the system, thoroughly perform system evaluation on the user side.
- Since the direction register setup may be changed because of a program runaway or noise, set direction registers by program periodically to increase the reliability of program.
(2) The AVss pin when not using the A/D converter :
- When not using the $A / D$ converter, handle a power source pin for the $A / D$ converter, $A V s s$ pin as follows:
AVss: Connect to the Vss pin.


## (2) Termination remarks

(1) I/O ports :

Do not open in the input mode.

## - Reason

- The power source current may increase depending on the first-stage circuit.
- An effect due to noise may be easily produced as compared with proper termination (1) and shown on the above.
(2) I/O ports:

When setting for the input mode, do not connect to Vcc or Vss directly.

## - Reason

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between a port and Vcc (or Vss).
(3) I/O ports:

When setting for the input mode, do not connect multiple ports in a lump to Vcc or Vss through a resistor.

## - Reason

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between ports.

- At the termination of unused pins, perform wiring at the shortest possible distance ( 20 mm or less) from microcomputer pins.


### 2.2 Interrupt

This paragraph explains the registers setting method and the notes relevant to the interrupt.

### 2.2.1 Memory map

| 003916 | Interrupt source selection register (INTSEL) |
| :---: | :---: |
| 003A16 | Interrupt edge selection register (INTEDGE) |
|  |  |
| 003C16 | Interrupt request register 1 (IREQ1) |
| 003D16 | Interrupt request register 2 (IREQ2) |
| 003E16 | Interrupt control register 1 (ICON1) |
| 003F16 | Interrupt control register 2 (ICON2) |

Fig. 2.2.1 Memory map of registers relevant to interrupt

### 2.2.2 Relevant registers

## Interrupt source selection register



Interrupt source selection register (INTSEL: address 003916)

| b | Name | Functions | At reset |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | INTo/Timer Z interrupt source selection bit (*1) | 0: INTo interrupt <br> 1: Timer Z interrupt | 0 |  |  |
| 1 | Serial l/O2/Timer Z interrupt source selection bit (*1) | 0: Serial I/O2 interrupt <br> 1: Timer Z interrupt | 0 | 0 | 0 |
| 2 | Serial I/O1 transmit/ SCL, SDA interrupt source selection bit (*2) | ```0: Serial I/O1 transmit interruptNone``` | 0 |  | 0 |
| 3 | CNTRo/SCL, SDA interrupt source selection bit (*2) | 0: CNTR interrupt <br> 1: SCL, SDA interrupt | 0 | O | 0 |
| 4 | INT4/CNTR2 interrupt source selection bit | 0 : $\mathrm{INT}_{4}$ interrupt 1: CNTR2 interrupt | 0 |  | 0 |
| 5 | $\mathrm{INT} \mathrm{T}_{2} / \mathrm{I}^{2} \mathrm{C}$ interrupt source selection bit | $0: \mathrm{INT}_{2}$ interrupt 1: ${ }^{12} \mathrm{C}$ interrupt | 0 |  |  |
| 6 | CNTR1/Serial I/O3 receive interrupt source selection bit | 0: CNTR1 interrupt <br> 1: Serial I/O3 receive interrupt | 0 |  |  |
| 7 | AD converter/Serial I/O3 transmit interrupt source selection bit | 0: A/D converter interrupt <br> 1: Serial I/O3 transmit interrupt | 0 |  |  |

*1: Do not write 1 to these bits simultaneously.
*2: Do not write 1 to these bits simultaneously.
Fig. 2.2.2 Structure of Interrupt source selection register

## Interrupt edge selection register

b7 b6 b5 b4 b3 b2 b1 b0


Interrupt edge selection register (INTEDGE: address 003A16)

| b | Name | Functions | At reset | R W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | INTo active edge selection bit | 0: Falling edge active <br> 1: Rising edge active | 0 | O:O |
| 1 | INT ${ }_{1}$ active edge selection bit | 0 : Falling edge active <br> 1: Rising edge active | 0 | 0 |
| 2 | Nothing is arranged for this bit. This is a write disabled bit. When this bit is read out, the contents are " 0 ". |  | 0 | $\bigcirc$ |
| 3 | $\mathrm{INT}_{2}$ active edge selection bit | 0 : Falling edge active <br> 1: Rising edge active | 0 | 0 |
| 4 | $\mathrm{INT}_{3}$ active edge selection bit | 0: Falling edge active <br> 1: Rising edge active | 0 | 0 |
| 5 | INT 4 active edge selection bit | 0: Falling edge active <br> 1: Rising edge active | 0 | 0 |
| 6 | INT0, INT $_{4}$ interrupt switch bit | 0: INTo0, INT40 interrupt <br> 1: INT01, INT41 interrupt | 0 | 0 |
| 7 | Nothing is arranged for this bit. This is a write disabled bit. When this bit is read out, the contents are " 0 ". |  | 0 |  |

Fig. 2.2.3 Structure of Interrupt edge selection register

Interrupt request register 1

*: 0 can be set by software, but 1 cannot be set.

Fig. 2.2.4 Structure of Interrupt request register 1

## Interrupt request register 2


*: 0 can be set by software, but 1 cannot be set.

Fig. 2.2.5 Structure of Interrupt request register 2

## Interrupt control register 1



Fig. 2.2.6 Structure of Interrupt control register 1

## Interrupt control register 2



Fig. 2.2.7 Structure of Interrupt control register 2

### 2.2.3 Interrupt source

The 3804 group (Spec. H) 's interrupts are a type of vector and occur by 16 sources among 23 sources: nine external, thirteen internal, and one software. These are vector interrupts with a fixed priority system. Accordingly, when two or more interrupt requests occur during the same sampling, the higher-priority interrupt is accepted first. This priority is determined by hardware, but a variety of priority processing can be performed by software, using an interrupt enable bit and an interrupt disable flag.
For interrupt sources, vector addresses and interrupt priority, refer to Tables 2.2.1.

Table 2.2.1 Interrupt sources, vector addresses and priority

| Interrupt Source | Priority | Vector Addresses (Note 1) |  | Interrupt Request Generating Conditions | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | High | Low |  |  |
| Reset (Note 2) | 1 | FFFD16 | FFFC16 | At reset | Non-maskable |
| INT0 | 2 | FFFB16 | FFFA16 | At detection of either rising or falling edge of INTo input | External interrupt (active edge selectable) |
| Timer Z |  |  |  | At timer Z underflow |  |
| INT1 | 3 | FFF916 | FFF816 | At detection of either rising or falling edge of INT1 input | External interrupt (active edge selectable) |
| Serial I/O1 reception | 4 | FFF716 | FFF616 | At completion of serial I/O1 data reception | Valid when serial I/O1 is selected |
| Serial I/O1 transmission | 5 | FFF516 | FFF416 | At completion of serial I/O1 transmission shift or when transmission buffer is empty | Valid when serial I/O1 is selected |
| SCL, SDA |  |  |  | At detection of either rising or falling edge of SCL or SDA | External interrupt (active edge selectable) |
| Timer X | 6 | FFF316 | FFF216 | At timer X underflow |  |
| Timer Y | 7 | FFF116 | FFF016 | At timer Y underflow |  |
| Timer 1 | 8 | FFEF16 | FFEE16 | At timer 1 underflow | STP release timer underflow |
| Timer 2 | 9 | FFED16 | FFEC16 | At timer 2 underflow |  |
| CNTR0 | 10 | FFEB16 | FFEA16 | At detection of either rising or falling edge of CNTRo input | External interrupt (active edge selectable) |
| SCL, SDA |  |  |  | At detection of either rising or falling edge of SCL or SDA | External interrupt (active edge selectable) |
| CNTR1 | 11 | FFE916 | FFE816 | At detection of either rising or falling edge of CNTR1 input | External interrupt (active edge selectable) |
| Serial I/O3 reception |  |  |  | At completion of serial I/O3 data reception | Valid when serial I/O3 is selected |
| Serial I/O2 | 12 | FFE716 | FFE616 | At completion of serial I/O2 data transmission or reception | Valid when serial I/O2 is selected |
| Timer Z |  |  |  | At timer Z underflow |  |
| INT2 | 13 | FFE516 | FFE416 | At detection of either rising or falling edge of INT2 input | External interrupt (active edge selectable) |
| $\mathrm{I}^{2} \mathrm{C}$ |  |  |  | At completion of data transfer |  |
| INT3 | 14 | FFE316 | FFE216 | At detection of either rising or falling edge of INT3 input | External interrupt (active edge selectable) |
| INT4 | 15 | FFE116 | FFE016 | At detection of either rising or falling edge of INT4 input | External interrupt (active edge selectable) |
| CNTR2 |  |  |  | At detection of either rising or falling edge of CNTR2 input | External interrupt (active edge selectable) |
| A/D converter | 16 | FFDF16 | FFDE16 | At completion of A/D conversion |  |
| Serial I/O3 transmission |  |  |  | At completion of serial I/O3 transmission shift or when transmission buffer is empty | Valid when serial I/O3 is selected |
| BRK instruction | 17 | FFDD16 | FFDC16 | At BRK instruction execution | Non-maskable software interrupt |

Notes 1: Vector addresses contain interrupt jump destination addresses.
2: Reset function in the same way as an interrupt with the highest priority.

### 2.2.4 Interrupt operation

When an interrupt request is accepted, the contents of the following registers just before acceptance of the interrupt requests are automatically pushed onto the stack area in the order of (1), (2) and (3).
(1)High-order contents of program counter (РСн)
(2)Low-order contents of program counter (PCL)
(3)Contents of processor status register (PS)

After the contents of the above registers are pushed onto the stack area, the accepted interrupt vector address enters the program counter and consequently the interrupt processing routine is executed.
When the RTI instruction is executed at the end of the interrupt processing routine, the contents of the above registers pushed onto the stack area are restored to the respective registers in the order of (3), (2) and (1); and the microcomputer resumes the processing executed just before acceptance of the interrupts. Figure 2.2 .8 shows an interrupt operation diagram.


Fig. 2.2.8 Interrupt operation diagram

## (1) Processing upon acceptance of interrupt request

Upon acceptance of an interrupt request, the following operations are automatically performed.
(1)The processing being executed is stopped.
(2) The contents of the program counter and the processor status register are pushed onto the stack area. Figure 2.2.9 shows the changes of the stack pointer and the program counter upon acceptance of an interrupt request.
(3)Concurrently with the push operation, the jump destination address (the beginning address of the interrupt processing routine) of the occurring interrupt stored in the vector address is set in the program counter, then the interrupt processing routine is executed.
(4)After the interrupt processing routine is started, the corresponding interrupt request bit is automatically cleared to " 0 ". The interrupt disable flag is set to " 1 " so that multiple interrupts are disabled.

Accordingly, for executing the interrupt processing routine, it is necessary to set the jump destination address in the vector area corresponding to each interrupt.


Stack area
(S)


Stack area
(s) -3


Fig. 2.2.9 Changes of stack pointer and program counter upon acceptance of interrupt request

## (2) Timing after acceptance of interrupt request

The interrupt processing routine begins with the machine cycle following the completion of the instruction that is currently being executed.
Figure 2.2.10 shows the time up to execution of interrupt processing routine and Figure 2.2.11 shows the timing chart after acceptance of interrupt request.


Fig. 2.2.10 Time up to execution of interrupt processing routine


SYNC : CPU operation code fetch cycle
(This is an internal signal that cannot be observed from the external unit.)
$\mathrm{BL}, \mathrm{BH}$ : Vector address of each interrupt
AL, AH: Jump destination address of each interrupt SPS : "0016" or "0116"

Fig. 2.2.11 Timing chart after acceptance of interrupt request

### 2.2.5 Interrupt control

The acceptance of all interrupts, excluding the BRK instruction interrupt, can be controlled by the interrupt request bit, interrupt enable bit, and an interrupt disable flag, as described in detail below. Figure 2.2.12 shows an interrupt control diagram.


Fig. 2.2.12 Interrupt control diagram

The interrupt request bit, interrupt enable bit and interrupt disable flag function independently and do not affect each other. An interrupt is accepted when all the following conditions are satisfied.

- Interrupt request bit $\qquad$ "1"
- Interrupt enable bit ........... "1"
- Interrupt disable flag ........ "0"

Though the interrupt priority is determined by hardware, a variety of priority processing can be performed by software using the above bits and flag. Tables 2.2.2 shows list of interrupt control bits according to the interrupt source.

## (1) Interrupt request bits

The interrupt request bits are allocated to the interrupt request register 1 (address 003C ${ }_{16}$ ) and interrupt request register 2 (address 003D16).
The occurrence of an interrupt request causes the corresponding interrupt request bit to be set to " 1 ". The interrupt request bit is held in the " 1 " state until the interrupt is accepted. When the interrupt is accepted, this bit is automatically cleared to " 0 ".
Each interrupt request bit can be set to " 0 ", but cannot be set to " 1 ", by software.

## (2) Interrupt enable bits

The interrupt enable bits are allocated to the interrupt control register 1 (address $003 \mathrm{E}_{16}$ ) and the interrupt control register 2 (address $003 \mathrm{~F}_{16}$ ).
The interrupt enable bits control the acceptance of the corresponding interrupt request.
When an interrupt enable bit is " 0 ", the corresponding interrupt request is disabled. If an interrupt request occurs when this bit is " 0 ", the corresponding interrupt request bit is set to " 1 " but the interrupt is not accepted. In this case, unless the interrupt request bit is set to " 0 " by software, the interrupt request bit remains in the "1" state.
When an interrupt enable bit is " 1 ", the corresponding interrupt is enabled. If an interrupt request occurs when this bit is " 1 ", the interrupt is accepted (when interrupt disable flag $=$ " 0 ").
Each interrupt enable bit can be set to "0" or "1" by software.

## (3) Interrupt disable flag

The interrupt disable flag is allocated to bit 2 of the processor status register. The interrupt disable flag controls the acceptance of interrupt request except BRK instruction.
When this flag is " 1 ", the acceptance of interrupt requests is disabled. When the flag is " 0 ", the acceptance of interrupt requests is enabled. This flag is set to " 1 " with the SEI instruction and is set to " 0 " with the CLI instruction.
When a main routine branches to an interrupt processing routine, this flag is automatically set to " 1 ", so that multiple interrupts are disabled. To use multiple interrupts, set this flag to "0" with the CLI instruction within the interrupt processing routine. Figure 2.2.13 shows an example of multiple interrupts.

Table 2.2.2 List of interrupt bits according to interrupt source

| Interrupt source | Interrupt enable bit |  | Interrupt request bit |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Address | Bit | Address | Bit |
| INTo/Timer Z | $003 \mathrm{E}_{16}$ | b0 | 003C ${ }_{16}$ | b0 |
| $\mathrm{INT}_{1}$ | $003 \mathrm{E}_{16}$ | b1 | $0^{003 C}{ }_{16}$ | b1 |
| Serial I/O1 reception | 003E ${ }_{16}$ | b2 | 003C ${ }_{16}$ | b2 |
| Serial I/O1 transmission/SCL, SDA | $003 \mathrm{E}_{16}$ | b3 | 003C ${ }_{16}$ | b3 |
| Timer X | $003 \mathrm{E}_{16}$ | b4 | 003C ${ }_{16}$ | b4 |
| Timer Y | $003 \mathrm{E}_{16}$ | b5 | 003C ${ }_{16}$ | b5 |
| Timer 1 | 003E ${ }_{16}$ | b6 | 003C ${ }_{16}$ | b6 |
| Timer 2 | $003 \mathrm{E}_{16}$ | b7 | 003C ${ }_{16}$ | b7 |
| CNTRo/SCL, SDA | $003 \mathrm{~F}_{16}$ | b0 | 003D ${ }_{16}$ | b0 |
| CNTR1/Serial I/O3 reception | $003 \mathrm{~F}_{16}$ | b1 | 003D ${ }_{16}$ | b1 |
| Serial I/O2/Timer Z | $003 \mathrm{~F}_{16}$ | b2 | 003D ${ }_{16}$ | b2 |
| $\mathrm{INT} / /^{2} \mathrm{C}$ | $003 F_{16}$ | b3 | 003D ${ }_{16}$ | b3 |
| $\mathrm{INT}_{3}$ | $003 \mathrm{~F}_{16}$ | b4 | 003D ${ }_{16}$ | b4 |
| $\mathrm{INT}_{4} / \mathrm{CNTR}_{2}$ | $003 \mathrm{~F}_{16}$ | b5 | 003D ${ }_{16}$ | b5 |
| A/D converter/Serial I/O3 transmission | $0^{003 F_{16}}$ | b6 | $003 \mathrm{D}_{16}$ | b6 |



Fig. 2.2.13 Example of multiple interrupts

### 2.2.6 INT interrupt

The INT interrupt requests is generated when the microcomputer detects a level change of each INT pin ( $\mathrm{INT}_{0}-\mathrm{INT}_{4}$ ).

## (1) Active edge selection

$\mathrm{INT} \mathrm{I}_{0}-\mathrm{INT}{ }_{4}$ can be selected from either a falling edge or rising edge detection as an active edge by the interrupt edge selection register. In the "0" state, the falling edge of the corresponding pin is detected. In the "1" state, the rising edge of the corresponding pin is detected.
(2) $\mathrm{INT}_{0}, \mathrm{INT}_{2}, \mathrm{INT}_{4}$ interrupt source selection

When using the following interrupt source, select which of the interrupt source by the interrupt source selection register (address 003916). (Set these bits to "0" when using INT.)

- INTo or timer Z (bit 0)
- INT ${ }_{4}$ or CNTR2 (bit 4)
- $\mathrm{NNT}_{2}$ or $\mathrm{I}^{2} \mathrm{C}$ (bit 5)


### 2.2.7 Notes on interrupts

## (1) Change of relevant register settings

When the setting of the following registers or bits is changed, the interrupt request bit may be set to "1". When not requiring the interrupt occurrence synchronized with these setting, take the following sequence.
-Interrupt edge selection register (address 003 $\mathrm{A}_{16}$ )

- Timer XY mode register (address 002316)
-Timer Z mode register (address 002A ${ }_{16}$ )
$\cdot{ }^{2} \mathrm{C}$ START/STOP condition control register (address 001616)
Set the above listed registers or bits as the following sequence.


Fig. 2.2.14 Sequence of changing relevant register

## ■ Reason

When setting the followings, the interrupt request bit may be set to "1".
-When setting external interrupt active edge
Concerned register: Interrupt edge selection register (address 003 $\mathrm{A}_{16}$ )
Timer XY mode register (address 002316)
Timer Z mode register (address 002 $\mathrm{A}_{16}$ )
$I^{2} \mathrm{C}$ START/STOP condition control register (address 001616)
-When switching interrupt sources of an interrupt vector address where two or more interrupt sources are allocated.
Concerned register: Interrupt source selection register (address 003916)
(2) Check of interrupt request bit

- When executing the BBC or BBS instruction to an interrupt request bit of an interrupt request register immediately after this bit is set to " 0 ", execute one or more instructions before executing the BBC or BBS instruction.


Fig. 2.2.15 Sequence of check of interrupt request bit

## Reason

If the BBC or BBS instruction is executed immediately after an interrupt request bit of an interrupt request register is cleared to " 0 ", the value of the interrupt request bit before being cleared to " 0 " is read.

### 2.3 Timer

This paragraph explains the registers setting method and the notes relevant to the timers.

### 2.3.1 Memory map

Address

| 000E16 | Timer 12, X count source selection register (T12XCSS) |
| :---: | :---: |
| 000F16 | Timer $\mathrm{Y}, \mathrm{Z}$ count source selection register (TYZCSS) |
|  | ~ |
| $002016$ | Prescaler 12 (PRE12) |
| 002116 | Timer 1 (T1) |
| 002216 | Timer 2 (T2) |
| $002316$ | Timer XY mode register (TM) |
|  | Prescaler X (PREX) |
| $\begin{aligned} & 002516 \\ & 002616 \end{aligned}$ | Timer X (TX) |
|  | Prescaler Y (PREY) |
| $002716$ | Timer Y (TY) |
| $002816$ | Timer Z low-order (TZL) |
| $\begin{aligned} & 002916 \\ & 002 A_{16} \end{aligned}$ | Timer Z high-order (TZH) |
|  | Timer Z mode register (TZM) |
| 003916 | - |
|  | Interrupt source selection register (INTSEL) |
|  | $\widetilde{\sim}$ |
| 003C16 | Interrupt request register 1 (IREQ1) |
| 003D16 | Interrupt request register 2 (IREQ2) |
| 003E16 | Interrupt control register 1 (ICON1) |
| 003F16 | Interrupt control register 2 (ICON2) |
|  |  |

Fig. 2.3.1 Memory map of registers relevant to timers

### 2.3.2 Relevant registers

## Prescaler 12, Prescaler X, Prescaler Y

b7 b6 b5 b4 b3 b2 b1 b0


Fig. 2.3.2 Structure of Prescaler 12, Prescaler X, Prescaler Y

Timer 1
b7 b6 b5 b4 b3 b2 b1 b0

|  |  |  |  | Timer 1 <br> (T1: address 002116) |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Functions | At reset | R W |
|  |  |  |  | - Set timer 1 count value. | 1 | O |
|  |  |  |  | - The value set in this register is written to both | 0 | $0: 0$ |
|  |  |  |  | the timer 1 and the timer 1 latch at the same | 0 | $0: 0$ |
|  |  |  |  |  | 0 | $0: 0$ |
|  |  |  |  | - When the timer 1 is read out, the count value | 0 | 010 |
|  |  |  |  |  | 0 | 0 |
|  |  |  |  |  | 0 | 0 |
|  |  |  |  |  | 0 | $0: 0$ |

Fig. 2.3.3 Structure of Timer 1

## Timer 2, Timer X, Timer Y




Fig. 2.3.4 Structure of Timer 2, Timer X, Timer Y

## Timer Z low-order, Timer Z high-order



Fig. 2.3.5 Structure of Timer Z (low-order, high-order)

## Timer XY mode register



Fig. 2.3.6 Structure of Timer XY mode register

Table 2.3.1 CNTR /CNTR $_{1}$ active edge switch bit function

| Timer X /Timer Y operation modes | CNTR ${ }_{0}$ / CNTR ${ }_{1}$ active edge switch bit (bits 2, 6 of address $0023_{16}$ ) contents |
| :---: | :---: |
| Timer mode | "0" CNTR 0 / CNTR 1 interrupt request occurrence: Falling edge <br> ; No influence to timer count |
|  | "1" CNTR ${ }^{\prime} /$ CNTR $_{1}$ interrupt request occurrence: Rising edge ; No influence to timer count |
| Pulse output mode | " 0 " Pulse output start: Beginning at "H" level <br> CNTR ${ }_{0}$ / CNTR ${ }_{1}$ interrupt request occurrence: Falling edge |
|  | "1" Pulse output start: Beginning at "L" level <br> CNTR ${ }_{0}$ / CNTR ${ }_{1}$ interrupt request occurrence: Rising edge |
| Event counter mode | "0" Timer X / Timer Y: Rising edge count CNTR $/$ CNTR $_{1}$ interrupt request occurrence: Falling edge |
|  | "1"Timer X / Timer Y: Falling edge count <br>  <br> CNTR |
| Pulse width measurement mode | "0" Timer X / Timer Y: "H" level width measurement CNTR $/$ CNTR $_{1}$ interrupt request occurrence: Falling edge |
|  | "1" Timer X / Timer Y: "L" level width measurement CNTR ${ }_{0} /$ CNTR $_{1}$ interrupt request occurrence: Rising edge |

Timer Z mode register


Note: When selecting the modes except the timer/event counter mode, set " 0 " to this bit.
Fig. 2.3.7 Structure of Timer Z mode register

Table 2.3.2 CNTR 2 active edge switch bit function

| Timer Z operation modes | CNTR 2 active edge switch bit (bit 5 of address 002A ${ }_{16}$ ) contents |  |
| :---: | :---: | :---: |
| Timer mode | "0" | CNTR2 interrupt request occurrence: Falling edge <br> ; No influence to timer count |
|  | "1" | CNTR2 interrupt request occurrence: Rising edge <br> ; No influence to timer count |
| Event counter mode | "0" | Timer Z: Rising edge count CNTR2 interrupt request occurrence: Falling edge |
|  | "1" | Timer Z: Falling edge count CNTR2 interrupt request occurrence: Rising edge |
| Pulse output mode | "0" | Pulse output start: Beginning at "H" level CNTR2 interrupt request occurrence: Falling edge |
|  | "1" | Pulse output start: Beginning at "L" level CNTR2 interrupt request occurrence: Rising edge |
| Pulse period measurement mode | "0" | Timer Z : Term from one falling edge to next falling edge measurement CNTR2 interrupt request occurrence: Falling edge |
|  | "1" | Timer Z : Term from one rising edge to next rising edge measurement CNTR2 interrupt request occurrence: Rising edge |
| Pulse width measurement mode | "0" | Timer Z: "H" level width measurement CNTR2 interrupt request occurrence: Falling edge |
|  | "1" | Timer Z: "L" level width measurement CNTR2 interrupt request occurrence: Rising edge |
| Programmable one-shot generating mode | "0" | Timer Z : Pulse output start from "L" level, and "H" level one-shot pulse is output. <br> CNTR 2 interrupt request occurrence: Falling edge |
|  | "1" | Timer Z : Pulse output start from "H" level, and "L" level one-shot pulse is output. <br> CNTR2 interrupt request occurrence: Rising edge |

Timer 12, X count source selection register


Fig. 2.3.8 Structure of Timer 12, $X$ count source selection register


Fig. 2.3.9 Structure of Timer $Y, Z$ count source selection register

## Interrupt source selection register


*1: Do not write 1 to these bits simultaneously.
*2: Do not write 1 to these bits simultaneously.

Fig. 2.3.10 Structure of Interrupt source selection register

## Interrupt request register 1


*: 0 can be set by software, but 1 cannot be set.
Fig. 2.3.11 Structure of Interrupt request register 1

Interrupt request register 2


Interrupt request register 2
(IREQ2 : address 003D16)

| b | Name | Functions | At reset | R W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | CNTRo/SCL, SDA interrupt request bit | 0 : No interrupt request issued 1 : Interrupt request issued | 0 | O * |
| 1 | CNTR1/Serial I/O3 receive interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O * |
| 2 | Serial I/O2/Timer Z interrupt request bit | 0 : No interrupt request issued 1 : Interrupt request issued | 0 | O * |
| 3 | $\begin{array}{\|l} \hline \mathrm{NT}_{2} / /^{2} \mathrm{C} \text { interrupt } \\ \text { request bit } \end{array}$ | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O * |
| 4 | $\mathrm{INT}_{3}$ interrupt request bit | 0 : No interrupt request issued 1 : Interrupt request issued | 0 | O * |
| 5 | INT 4 /CNTR2 interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O * |
| 6 | AD converter/Serial I/O3 transmit interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 |  |
| 7 | Nothing is arranged for this bit. This is a write disabled bit. When this bit is read out, the contents are 0 . |  | 0 |  |

*: 0 can be set by software, but 1 cannot be set.
Fig. 2.3.12 Structure of Interrupt request register 2

## Interrupt control register 1



Interrupt control register 1
(ICON1 : address 003E16)

| b | Name | Functions | At reset | R | W |
| :--- | :--- | :--- | :---: | :---: | :---: |
| 0 | INTo/Timer Z <br> interrupt enable bit | 0 : Interrupt disabled <br> $1:$ Interrupt enabled | 0 | O | O |
| 1 | INT1 interrupt <br> enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | O |  |
| 2 | Serial I/O1 receive <br> interrupt enable bit | $0:$ Interrupt disabled <br> $1:$ Interrupt enabled | 0 | O | O |
| 3 | Serial I/O1 <br> transmit/SCL, SDA <br> interrupt enable bit | 0 : Interrupt disabled <br> $1:$ Interrupt enabled | 0 | O | O |
| 4 | Timer X interrupt <br> enable bit | 0 : Interrupt disabled <br> $1:$ Interrupt enabled | 0 | O | O |
| 5 | Timer Y interrupt <br> enable bit | 0 : Interrupt disabled <br> $1:$ Interrupt enabled | 0 | O | O |
| 6 | Timer 1 interrupt <br> enable bit | 0 : Interrupt disabled <br> $1:$ Interrupt enabled | 0 | O | O |
| 7 | Timer 2 interrupt <br> enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | O | O |

Fig. 2.3.13 Structure of Interrupt control register 1

## Interrupt control register 2



Fig. 2.3.14 Structure of Interrupt control register 2

### 2.3.3 Timer application examples

## (1) Basic functions and uses

[Function 1] Control of Event interval (Timer X, Timer Y, Timer Z, Timer 1, Timer 2)
When a certain time, by setting a count value to each timer, has passed, the timer interrupt request occurs.
<Use>

- Generation of an output signal timing
-Generation of a wait time
[Function 2] Control of Cyclic operation (Timer X, Timer Y, Timer Z, Timer 1, Timer 2)
The value of the timer latch is automatically written to the corresponding timer each time the timer underflows, and each timer interrupt request occurs in cycles.
<Use>
-Generation of cyclic interrupts
-Clock function (measurement of 250 ms ); see Application example 1
-Control of a main routine cycle
[Function 3] Output of Rectangular waveform (Timer X, Timer Y, Timer Z)
The output level of the CNTR pin is inverted each time the timer underflows (in the pulse output mode).
<Use>
-Piezoelectric buzzer output; see Application example 2
-Generation of the remote control carrier waveforms
[Function 4] Count of External pulses (Timer X, Timer Y, Timer Z)
External pulses input to the CNTR pin are counted as the timer count source (in the event counter mode).
<Use>
-Frequency measurement; see Application example 3
-Division of external pulses
-Generation of interrupts due to a cycle using external pulses as the count source; count of a reel pulse
[Function 5] Measurement of External pulse width (Timer X, Timer Y, Timer Z)
The "H" or "L" level width of external pulses input to CNTR pin is measured (in the pulse width measurement mode).
<Use>
-Measurement of external pulse frequency (measurement of pulse width of FG pulse* for a motor); see Application example 4
-Measurement of external pulse duty (when the frequency is fixed)
FG pulse*: Pulse used for detecting the motor speed to control the motor speed.


## [Function 6] Output of Arbitrary waveform (Timer Z)

The value which is set to the output level latch is output from the CNTR pin each time the timer underflows. (programmable waveform generating mode)

## [Function 7] One-shot pulse output by external trigger (Timer Z)

The value of timer latch is set to timer by trigger signal which is input from the INT pin, and timer is counted down. When trigger signal is input, " H " or " $L$ " is output from the CNTR pin at the same time, and "L" or "H" is output by underflow of timer. (programmable one-shot generating mode)

## (2) Timer application example 1: Clock function (measurement of 250 ms )

Outline: The input clock is divided by the timer so that the clock can count up at 250 ms intervals.
Specifications: •The clock $f\left(X_{\mathrm{IN}}\right)=4.19 \mathrm{MHz}\left(2^{22} \mathrm{~Hz}\right)$ is divided by the timer.
-The clock is counted up in the process routine of the timer X interrupt which occurs at 250 ms intervals.

Figure 2.3.15 shows the timers connection and setting of division ratios; Figure 2.3 .16 shows the relevant registers setting; Figure 2.3.17 shows the control procedure.


Fig. 2.3.15 Timers connection and setting of division ratios


Fig. 2.3.16 Relevant registers setting


Fig. 2.3.17 Control procedure

## (3) Timer application example 2: Piezoelectric buzzer output

Outline: The rectangular waveform output function of the timer is applied for a piezoelectric buzzer output.
Specifications: •The rectangular waveform, dividing the clock $f(X \operatorname{Xin})=8 \mathrm{MHz}$ into about $2 \mathrm{kHz}(2049$ Hz ), is output from the $\mathrm{P}_{7} / \mathrm{CNTR}_{2}$ pin.
-The level of the $\mathrm{P}_{4} / \mathrm{CNTR}_{2}$ pin is fixed to " H " while a piezoelectric buzzer output stops.

Figure 2.3.18 shows a peripheral circuit example, and Figure 2.3 .19 shows the timers connection and setting of division ratios. Figure 2.3 .20 shows the relevant registers setting, and Figure 2.3 .21 shows the control procedure.


Fig. 2.3.18 Peripheral circuit example


Fig. 2.3.19 Timers connection and setting of division ratios

Timer $\mathrm{Y}, \mathrm{Z}$ count source selection register (address 000F ${ }_{16}$ )

TYZCSS
 Timer Z count source: $f(\mathrm{Xin}) / 16$

Timer Z mode register (address 002A ${ }_{16}$ )

TM


Timer Z operating mode : Pulse output mode
$\rightarrow$ Write value in latch and timer at the same time
$\longrightarrow$ CNTR2 active edge switch : Output starting at "H" level Timer Z count : Stop
Clear to " 0 " when starting count

Timer $Z$ high-order (address 002916)

TZH


Timer Z low-order (address 002816)
Set "division ratio - 1"

TZL


Port P4 direction register (address 000916)

P4D


Fig. 2.3.20 Relevant registers setting


Fig. 2.3.21 Control procedure

## (4) Timer application example 3: Frequency measurement

Outline: The following two values are compared to judge whether the frequency is within a valid range.
-A value by counting pulses input to $\mathrm{P}_{5} / \mathrm{CNTR}_{1}$ pin with the timer.
-A reference value
Specifications: •The pulse is input to the $\mathrm{P}_{5} /{ }^{\prime}$ CNTR $_{1}$ pin and counted by the timer Y .
-The clock $f($ XIN $)=8 \mathrm{MHz}$ is dividing by the timer 1 , and the interrupt request occurs at about 2 ms intervals.
-A count value is read out at about 2 ms intervals, the timer 1 interrupt interval. When the count value is 28 to 40 , it is judged that the input pulse is valid.
-Because the timer is a down-counter, the count value is compared with 227 to 215 (Note).

Note: 227 to $215=\{255$ (initial value of counter) -28$\}$ to $\{255-40\} ; 28$ to 40 means the number of valid count value.

Figure 2.3.22 shows the judgment method of valid/invalid of input pulses; Figure 2.3 .23 shows the relevant registers setting; Figure 2.3 .24 shows the control procedure.


Fig. 2.3.22 Judgment method of valid/invalid of input pulses


Fig. 2.3.23 Relevant registers setting


Fig. 2.3.24 Control procedure

## (5) Timer application example 4: Measurement of FG pulse width for motor

Outline: The timer $Z$ counts the " H " level width of the pulses input to the $\mathrm{P} 47 / \mathrm{CNTR} 2$ pin. An underflow is detected by the timer Z interrupt and an end of the input pulse " H " level is detected by the $\mathrm{P} 47 /{ }_{7} \mathrm{CNTR}_{2}$ interrupt.
Specifications: •The timer Z counts the "H" level width of the FG pulse input to the $\mathrm{P} 4{ }_{7} / \mathrm{CNTR} 2$ pin.
<Example>
When the clock frequency is 8 MHz , the count source is $2 \mu \mathrm{~s}$, which is obtained by dividing the clock frequency by 16 . Measurement can be made up to 131.072 ms in the range of $\mathrm{FFFF}_{16}$ to 0000 ${ }_{16}$.

Figure 2.3.25 shows the timers connection and setting of division ratio; Figure 2.3.26 shows the relevant registers setting; Figure 2.3 .27 and Figure 2.3 .28 show the control procedure.


Fig. 2.3.25 Timers connection and setting of division ratios

P4D
Port P4 direction register (address 000916)

$\qquad$
Timer Z mode register (address 002A ${ }_{16}$ )
 $\rightarrow$ Timer Z operating mode: Pulse width measurement mode
$\longrightarrow$ Write in latch and timer at the same time
CNTR2 active edge switch: "H" level width measurement
Timer Z count: Stop
Clear to "0" when starting count


TZH


Set initial value "FFFF16" before starting pulse width measurement. (When not setting the initial value, count is started from the timer value before measurement start.)
TZL

INTSEL
Interrupt source selection register (address 003916)


Fig. 2.3.26 Relevant registers setting


Note: Timer Z interrupt also occurs owing to factors other than measurement level.
(CNTR2 input ="L" in this application)
Process it by software as error processing is performed for measurement level as necessary. (CNTR2 input level can be checked by reading the contents of sharing port P47 register.)

Fig. 2.3.27 Control procedure (1)


Fig. 2.3.28 Control procedure (2)

### 2.3.4 Notes on timer

## Notes on 8-bit timer (timer 1, 2, X, Y)

- If a value $n$ (between 0 and 255) is written to a timer latch, the frequency division ratio is $1 /(\mathrm{n}+1)$.
- When switching the count source by the timer 12, X and Y count source selection bits, the value of timer count is altered in unconsiderable amount owing to generating of thin pulses in the count input signals.
Therefore, select the timer count source before set the value to the prescaler and the timer.
- Set the double-function port of the CNTR $/{ }^{2} C_{N T R}^{1}$ pin and port P54/P55 to output in the pulse output mode.
- Set the double-function port of CNTR ${ }^{2} /$ CNTR $_{1}$ pin and port P54/P55 to input in the event counter mode and the pulse width measurement mode.


## Notes on 16-bit timer (timer Z)

(1) Pulse output mode

- Set the double-function port of the CNTR2 pin and port $\mathrm{P}_{7}$ to output.
(2) Pulse period measurement mode
- Set the double-function port of the CNTR2 pin and port P47 to input.
- A read-out of timer value is impossible in this mode. The timer can be written to only during timer stop (no measurement of pulse period).
- Since the timer latch in this mode is specialized for the read-out of measured values, do not perform any write operation during measurement.
- "FFFF ${ }_{16}$ " is set to the timer when the timer underflows or when the valid edge of measurement start/completion is detected. Consequently, the timer value at start of pulse period measurement depends on the timer value just before measurement start.
(3) Pulse width measurement mode
- Set the double-function port of the CNTR2 pin and port $\mathrm{P}_{7}$ to input.
- A read-out of timer value is impossible in this mode. The timer can be written to only during timer stop (no measurement of pulse period).
- Since the timer latch in this mode is specialized for the read-out of measured values, do not perform any write operation during measurement.
- "FFFF ${ }_{16}$ " is set to the timer when the timer underflows or when the valid edge of measurement start/completion is detected. Consequently, the timer value at start of pulse width measurement depends on the timer value just before measurement start.
(4) Programmable waveform generating mode
- Set the double-function port of the CNTR2 pin and port $\mathrm{P} 4_{7}$ to output.
(5) Programmable one-shot generating mode
- Set the double-function port of CNTR2 pin and port P47 to output, and of $I N T_{1}$ pin and port $P 4_{2}$ to input in this mode.
- This mode cannot be used in low-speed mode.
- If the value of the CNTR2 active edge switch bit is changed during one-shot generating enabled or generating one-shot pulse, then the output level from CNTR2 pin changes.


## (6) All modes

## -Timer Z write control

Which write control can be selected by the timer Z write control bit (bit 3) of the timer Z mode register (address $002 \mathrm{~A}_{16}$ ), writing data to both the latch and the timer at the same time or writing data only to the latch.
When the operation "writing data only to the latch" is selected, the value is set to the timer latch by writing data to the address of timer $Z$ and the timer is updated at next underflow. After reset release, the operation "writing data to both the latch and the timer at the same time" is selected, and the value is set to both the latch and the timer at the same time by writing data to the address of timer $Z$.
In the case of writing data only to the latch, if writing data to the latch and an underflow are performed almost at the same time, the timer value may become undefined.

## - Timer Z read control

A read-out of timer value is impossible in pulse period measurement mode and pulse width measurement mode. In the other modes, a read-out of timer value is possible regardless of count operating or stopped.
However, a read-out of timer latch value is impossible.

## -Switch of interrupt active edge of CNTR 2 and INT ${ }_{1}$

Each interrupt active edge depends on setting of the CNTR2 active edge switch bit and the $\mathrm{INT}_{1}$ active edge selection bit.

## -Switch of count source

When switching the count source by the timer Z count source selection bits, the value of timer count is altered in inconsiderable amount owing to generating of thin pulses on the count input signals.
Therefore, select the timer count source before setting the value to the prescaler and the timer.

### 2.4 Serial interface

This paragraph explains the registers setting method and the notes relevant to Serial I/O.

### 2.4.1 Memory map



Fig. 2.4.1 Memory map of registers relevant to Serial I/O

### 2.4.2 Relevant registers

## Transmit/Receive buffer register 1, Transmit/Receive buffer register 3



Note: The contents of transmit buffer register cannot be read out.
The data cannot be written to the receive buffer register.

Fig. 2.4.2 Structure of Transmit/Receive buffer register 1 and Transmit/Receive buffer register 3

## Serial I/O1 status register, Serial I/O3 status register



Fig. 2.4.3 Structure of Serial I/O1 status register and Serial I/O3 status register

## Serial I/O1 control register



Serial I/O1 control register
(SIO1CON: address 001A16)

| b | Name | Functions | At reset | R W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | BRG count source selection bit (CSS) | $\begin{aligned} & 0: f(\mathrm{XIN}) \\ & 1: f(\mathrm{XIN}) / 4 \end{aligned}$ | 0 | O: |
| 1 | Serial I/O1 synchronous clock selection bit (SCS) | When clock synchronous serial I/O is selected, 0: BRG output divided by 4 1: External clock input When UART is selected, 0 : BRG output divided by 16 <br> 1: External clock input divided by 16 | 0 |  |
| 2 | $\overline{\text { SrDY1 }}$ output enable bit (SRDY) | 0: I/O port (P47) <br> 1: $\overline{\text { SRDY1 }}$ output pin | 0 | 0 |
| 3 | Transmit interrupt source selection bit (TIC) | 0: Transmit buffer empty <br> 1: Transmit shift operation completion | 0 | 0 |
| 4 | Transmit enable bit (TE) | 0: Transmit disabled 1: Transmit enabled | 0 | 0 |
| 5 | Receive enable bit (RE) | 0: Receive disabled 1: Receive enabled | 0 | 0 |
| 6 | Serial I/O1 mode selection bit (SIOM) | 0: UART <br> 1: Clock synchronous serial I/O | 0 | 0 |
| 7 | $\begin{aligned} & \hline \text { Serial I/O1 enable } \\ & \text { bit (SIOE) } \end{aligned}$ | $\begin{aligned} & \text { 0: Serial I/O1 disabled } \\ & \text { 1: (P44 to P47: hormal //O pins) } \\ & \text { (P44 I Io P47: enablial Serial I/O pins) } \end{aligned}$ | 0 | 0 |

Fig. 2.4.4 Structure of Serial I/O1 control register

Serial I/O3 control register


Fig. 2.4.5 Structure of Serial I/O3 control register

## UART1 control register



Fig. 2.4.6 Structure of UART1 control register

## UART3 control register



Fig. 2.4.7 Structure of UART3 control register

Baud rate generator $\mathrm{i}(\mathrm{i}=1,3)$


Note: Write to this register while transmit/receive operation is stopped.

Fig. 2.4.8 Structure of Baud rate generator 1 and Baud rate generator 3

## Serial I/O2 control register



Fig. 2.4.9 Structure of Serial I/O2 control register

Serial I/O2 register


Serial I/O2 register
(SIO2: address 001F16)

| b | Name | Functions | At reset | R W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | This register becomes shift register. At transmit: Set transmit data to this register. At receive: Received data is stored to this register. |  | Undefined | O O |
| 1 |  |  | Undefined | O:O |
| 2 |  |  | Undefined | O:O |
| 3 |  |  | Undefined | O:O |
| 4 |  |  | Undefined | 0 |
| 5 |  |  | Undefined | O:O |
| 6 |  |  | Undefined | 0 |
| 7 |  |  | Undefined | O:O |

Fig. 2.4.10 Structure of Serial I/O2 register

## Interrupt source selection register


*1: Do not write 1 to these bits simultaneously.
*2: Do not write 1 to these bits simultaneously.

Fig. 2.4.11 Structure of Interrupt source selection register

## Interrupt request register 1


*: 0 can be set by software, but 1 cannot be set.
Fig. 2.4.12 Structure of Interrupt request register 1


Fig. 2.4.13 Structure of Interrupt request register 2

## Interrupt control register 1

| L7 b6 b5 b4 b3 b2 b1 b0 |
| :--- | :--- | :--- | :--- | :--- | :---: | :---: | :---: |

Fig. 2.4.14 Structure of Interrupt control register 1

Interrupt control register 2


Fig. 2.4.15 Structure of Interrupt control register 2

### 2.4.3 Serial I/O connection examples

(1) Control of peripheral IC equipped with CS pin

Figure 2.4.16 shows connection examples of a peripheral IC equipped with the CS pin. There are connection examples using a clock synchronous serial I/O mode.
(1) Only transmission
(Using the RxDi pin as an I/O port)

(3) Transmission and reception (When connecting RxDi with TxDi) (When connecting IN with OUT in peripheral IC)

*1: Select an N-channel open-drain output for TxDi pin output control.
*2: Use the OUT pin of peripheral IC which is an N-channel opendrain output and becomes high impedance during receiving data.
(2) Transmission and reception

(4) Connection of plural IC

Notes 1: "Port" means an output port controlled by software.
2: Use Sout2 and Sin2 instead of TxDi and RxDi for the serial $I / O 2$. $(i=1,3)$

Fig. 2.4.16 Serial I/O connection examples (1)

## (2) Connection with microcomputer

Figure 2.4 .17 shows connection examples with another microcomputer.
(1) Selecting internal clock
(2) Selecting external clock


(3) Using Srdyi signal output function (Selecting an external clock)

(4) $\operatorname{In} \operatorname{UART}$ *
 (Spec. H)

* UART cannot be used for serial I/O2.
Note: Use Sout2 and Sin2 instead of TxDi and RxDi for the serial I/O2. ( $\mathrm{i}=1,3$ )

Fig. 2.4.17 Serial I/O connection examples (2)

### 2.4.4 Setting of serial I/O transfer data format

A clock synchronous or clock asynchronous (UART) can be selected as a data format of serial I/O1 and serial I/O3.
Serial I/O2 operates in a clock synchronous.
Figure 2.4.18 shows the serial I/O transfer data format.


Fig. 2.4.18 Serial I/O transfer data format

### 2.4.5 Serial I/O1, serial I/O3 operation: stop and initialize

Serial I/O1 and serial I/O3 perform the same operation. In the following explanations when names of serial I/O1 and serial I/O3 are different, serial I/O1s' are showed first and then serial I/O3s' in the marked ( ).

## (1) Clock synchronous serial I/O mode

## ■Stop/initialize transmit operation when only transmitting

When using an internal clock, set the transmit enable bit and serial I/O1 enable bit (serial I/O3 enable bit) to " 0 ".
When using an external clock, set the transmit enable bit to " 0 ".
By setting the transmit enable bit to "0", the transmit operations listed below will be stopped or initialized. However, when using an internal clock, the clock is output in 8 pulses, even if the transmit enable bit is set to "0" during transmit operations.

- Stop supply of shift clock to transmit shift register
- Initialize clock control circuit for transmit
-Transmit buffer empty flag = "0"
-Transmit shift register shift complete flag = "0"
-P45/TxD 1 pin: input/output port $\mathrm{P}_{4}$ ( $\mathrm{P}_{5} / \mathrm{TxD}_{3}$ pin: input/output port $\mathrm{P} 3_{5}$ )
By setting the serial I/O1 enable bit (serial I/O3 enable bit) to " 0 ", pins P44/RxD 1 , P45/TxD ${ }_{1}, P 4_{6} /$ Sclk1, and $\mathrm{P} 47 / \overline{\mathrm{S}_{\mathrm{RDY} 1}}\left(\mathrm{P}_{4} / \mathrm{RxD}_{3}, \mathrm{P}_{5} / \mathrm{TxDD}_{3}, \mathrm{P} 3_{6} / \mathrm{S}_{\mathrm{CLK} 3}, \mathrm{P} 3_{7} / \overline{\mathrm{S}_{\mathrm{RDY}}} \mathrm{pins}\right)$ all become $\mathrm{I} / \mathrm{O}$ ports. As a result, the internal clock cannot be output externally.


## ■Stop/initialize receive operation when only receiving

When using an internal clock, set the receive enable bit and serial I/O1 enable bit (serial I/O3 enable bit) to "0".
When using an external clock, set the receive enable bit or serial I/O1 enable bit (serial I/O3 enable bit) to " 0 ".

By setting the receive enable bit to " 0 ", the receive operations listed below will be stopped or initialized. However, when using an internal clock, the clock is output in 8 pulses, even if the receive enable bit is set to " 0 " during receive operations.

- Stop supply of shift clock to receive shift register
- Initialize clock control circuit for receive
-Error flags (over-run, parity, framing, and summing error flags) = "0"
-Receive buffer full flag = "0"
- $\mathrm{P}_{4} / \mathrm{RxD} 1$ pin: input/output port $\mathrm{P}_{4}\left(\mathrm{P}_{4} / \mathrm{RxD}_{3}\right.$ pin: input/output port $\mathrm{P}_{4}$ )

By setting the serial I/O1 enable bit (serial I/O3 enable bit) to "0", the receive operations listed below will be stopped or initialized. As a result, the internal clock cannot be output externally.

- Stop supply of shift clock to receive shift register
- Initialize clock control circuit for receive
-Error flags (over-run, parity, framing, and summing error flags) = "0"
- Receive buffer full flag = "0"
-P44/RxD $1, P 4_{5} / T_{x D_{1}}, P 4_{6} / S_{c L K 1}, P 47 / \overline{S_{R D Y 1}}$ pins: I/O ports P44, P45, P46, P47
( $\mathrm{P} 3_{4} / \mathrm{RxD}_{3}, \mathrm{P} 3_{5} / \mathrm{TxD}_{3}, \mathrm{P} 3_{6} / \mathrm{ScLк}_{\text {cк }}, \mathrm{P} 3_{7} / \overline{\mathrm{S}_{\text {RDY3 }}}$ pins: $\mathrm{I} / \mathrm{O}$ ports $\mathrm{P} 3_{4}, \mathrm{P} 3_{5}, \mathrm{P} 3_{6}, \mathrm{P} 3_{7}$ )
■Stop/initialize receive/transmit operation when both receiving and transmitting
Set the transmit enable bit and receive enable bit to "0" simultaneously.
When using an internal clock, also set the serial I/O1 enable bit (serial I/O3 enable bit) to " 0 ".
(2) UART Mode

■Stop/initialize transmit operation
Set the transmit enable bit to " 0 ".
■Stop/initialize receive operation
Set the receive enable bit to " 0 ".

### 2.4.6 Serial I/O pin function and selection method

(1) Serial I/O1, serial I/O3

Table 2.4.1 shows the pin function in the clock synchronous serial I/O mode, Table 2.4.2 shows the pin function in the UART mode.
Table 2.4.1 Pin function in clock synchronous serial I/O mode

| Pin name (Serial I/O1) | Pin name (Serial I/O3) | Function | Serial I/O1 control register (address 001A16) Serial I/O3 control register (address 003216) |  |  |  |  |  |  |  | Corresponding direction register |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{array}{\|c\|} \hline \text { b7 } \\ \text { (Note 1) } \\ \hline \end{array}$ | b6 | b5 | b4 | b3 | b2 | b1 | b0 |  |
|  |  |  | SIOE | SIOM | RE | TE | TIC | SRDY | SCS | CSS |  |
| P44/RxD1 | P34/RxD3 | RxD1, RxD3 | 1 | 1 | 1 | 1 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |
|  |  | P44, P34 | 1 | 1 | 0 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | 0/1 |
| P45/TxD1 | P35/TxD3 | TxD1, TxD3 | 1 | 1 | $\times$ | 1 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |
|  |  | P45, P35 | 1 | 1 | $\times$ | 0 | $\times$ | $\times$ | $\times$ | $\times$ | 0/1 |
| P46/Sclk 1 | P36/Sclk3 | ScLK1 (External clock input) | 1 | 1 | $\times$ | 1 | $\times$ | $\times$ | 1 | $\times$ | $\times$ |
|  |  | ScLK1 (Internal clock output) | 1 | 1 | $\times$ | 1 | $\times$ | $\times$ | 0 | $\times$ | $\times$ |
| $\begin{array}{\|l} \hline \text { P47 } \frac{\text { Note 2) }}{\text { PRDY1 }} \\ / \text { CNTR2 } \end{array}$ | $\mathrm{P} 37 / \overline{\text { SRDY3 }}$ | $\overline{\text { SRDY1 }}, \overline{\text { SRDY }}$ | 1 | 1 | 1 | 1 | $\times$ | 1 | $\times$ | $\times$ | $\times$ |
|  |  | P47, P37 | 1 | 1 | $\times$ | $\times$ | $\times$ | 0 | $\times$ | $\times$ | 0/1 |

Note 1: When SIOE is set to " 0 ", all pins become I/O ports regardless of set value of b6-b0.
Note 2: In the pulse output mode, the programmable waveform generating mode, or the programmable one-shot generating mode of the timer $Z$, this pin functions as the timer $Z$ function output pin regardless of b7-b0 setting.
$X$ : This is not used for the pin's function setting.
Table 2.4.2 Pin function in UART mode

| Pin name (Serial I/O1) | Pin name (Serial I/O3) | Function | Serial I/O1 control register (address 001A16) |  |  |  |  |  |  |  | Corresponding direction register |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{array}{\|c\|} \hline \text { b7 } \\ \text { (Note 1) } \\ \hline \end{array}$ | b6 | b5 | b4 | b3 | b2 | b1 | b0 |  |
|  |  |  | SIOE | SIOM | RE | TE | TIC | SRDY | SCS | CSS |  |
| P44/RxD1 | P34/RxD3 | RxD | 1 | 0 | 1 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |
|  |  | P44 | 1 | 0 | 0 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | 0/1 |
| P45/TxD1 | P35/TxD3 | TxD | 1 | 0 | $\times$ | 1 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |
|  |  | P45 | 1 | 0 | $\times$ | 0 | $\times$ | $\times$ | $\times$ | $\times$ | 0/1 |
| P46/SCLK1 | P36/Sclı3 | ScLK1 (External clock input) | 1 | 0 | $\times$ | $\times$ | $\times$ | $\times$ | 1 | $\times$ | $\times$ |
|  |  | P46 | 1 | 0 | $\times$ | $\times$ | $\times$ | $\times$ | 0 | $\times$ | 0/1 |
| $\begin{array}{\|l} \hline \text { P47/SRDY1 } 2 \text { 2) } \\ \text { /CNTR2 } \end{array}$ | P37/SRDY3 | P47 | 1 | 0 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | 0/1 |

Note 1: When SIOE is set to " 0 ", all pins become I/O ports regardless of set value of b6-b0.
Note 2: In the pulse output mode, the programmable waveform generating mode, or the programmable one-shot generating mode of the timer $Z$, this pin functions as the timer $Z$ function output pin regardless of $b 7-b 0$ setting.
$X$ : This is not used for the pin's function setting.

## (2) Serial I/O2

Table 2.4.3 shows the pin function in the clock synchronous serial I/O mode.
Table 2.4.3 Pin function in clock synchronous serial I/O mode

| Pin name | Function |  | Serial I/O2 control register (address 001D16) |  |  |  |  |  |  |  | Correspondregister |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | b7 | b6 | b5 | b4 | b3 | b2 | b1 | b0 |  |
| P50/SIN2 | SIN2 (Note 1) |  | $\times$ | $\times$ | $\times$ | $\times$ | 1 | $\times$ | $\times$ | $\times$ | 0 |
|  | P50 |  | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | 0/1 |
| P51/Sout2 | Sout2 | CMOS output | 0 | $\times$ | $\times$ | $\times$ | 1 | $\times$ | $\times$ | $\times$ | $\times$ |
|  |  | N-channel open-drain output | 1 | $\times$ | $\times$ | $\times$ | 1 | $\times$ | $\times$ | $\times$ | $\times$ |
|  | P51 |  | (Note 3) | $\times$ | $\times$ | $\times$ | 0 | $\times$ | $\times$ | $\times$ | 0/1 |
| P52/Sclk2 | ScLK2 (External clock input) (Note 2) |  | $\times$ | 0 | $\times$ | $\times$ | 1 | $\times$ | $\times$ | $\times$ | $\times$ |
|  | ScLK2 (Internal clock output) |  | $\times$ | 1 | $\times$ | $\times$ | 1 | $\times$ | $\times$ | $\times$ | $\times$ |
|  | P52 |  | $\times$ | $\times$ | $\times$ | $\times$ | 0 | $\times$ | $\times$ | $\times$ | 0/1 |
| P53/SRDY2 | $\overline{\text { SRDY2 }}$ |  | $\times$ | $\times$ | $\times$ | 1 | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |
|  | P53 |  | $\times$ | $\times$ | $\times$ | 0 | $\times$ | $\times$ | $\times$ | $\times$ | 0/1 |

Notes 1: Although this pin functions as SIN2 when b3 is set to " 0 ", set " 1 " to b3.
Notes 2: Although this pin functions as ScLK2 when b3 and the corresponding direction register are set to "0", set "1" to b3.
Notes 3: When the corresponding direction register bit is "1", the b7 setting is valid.
$x$ : This is not used for the pin's function setting.

### 2.4.7 Serial I/O application examples

(1) Communication using clock synchronous serial I/O (transmit/receive)

Outline : 2-byte data is transmitted and received, using the clock synchronous serial I/O. The Srdy1 signal is used for communication control.

Figure 2.4 .19 shows a connection diagram, and Figure 2.4 .20 shows a timing chart.
Figure 2.4 .21 shows a registers setting relevant to the transmitting side, and Figure 2.4 .22 shows registers setting relevant to the receiving side.


Note: Use Sout2 and $\mathrm{S}_{\mathrm{I} N 2}$ instead of $\mathrm{TxDi}_{\mathrm{i}}$ and $\mathrm{RxD}_{\mathrm{i}}$ for the serial $\mathrm{I} / \mathrm{O} 2$. $(\mathrm{i}=1,3)$

Fig. 2.4.19 Connection diagram

Specifications : - Serial I/O is used (clock synchronous serial I/O is selected.)

- Synchronous clock frequency : $125 \mathrm{kHz}\left(f\left(\mathrm{X}_{\mathrm{IN}}\right)=4 \mathrm{MHz}\right.$ is divided by 32)
- $\overline{S_{R D Y 1}}$ (receivable signal) is used.
- The receiving side outputs $\overline{\mathrm{S}_{\mathrm{RDY}}}$ signal at intervals of 2 ms (generated by timer), and 2-byte data is transferred from the transmitting side to the receiving side.


Fig. 2.4.20 Timing chart (using clock synchronous serial I/O)

## Transmitting side



Serial I/O1 control register (Address : 001A16)


BRG count source : f(XIN)
Serial I/O1 synchronous clock : BRG/4
Transmit enabled
$\rightarrow$ Receive disabled
$\rightarrow$ Clock synchronous serial I/O
$\rightarrow$ Serial I/O1 enabled

BRG1 $\quad$| Baud rate generator 1 (Address : 001C16) |
| :--- |
| b 7 |$\quad 8-1 \quad$ Set "division ratio - 1"

Interrupt edge selection register (Address : 003A16)

INTEDGE

$\mathrm{INT}_{1}$ falling edge active

Fig. 2.4.21 Registers setting relevant to transmitting side

Receiving side

Serial I/O1 status register (Address : 001916)

SIO1STS | $\mathrm{b7}$ |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |

Confirm completion of receiving 1 -byte data with this flag.
$\{$ " 1 " : at completing reception
人"0" : at reading out contents of Receive buffer register
$\longrightarrow$ Overrun error flag
" 1 " : When data is ready in Receive shift register while Receive buffer register contains the data.

Parity error flag
"1" : When a parity error occurs in enabled parity.

Framing error flag
" 1 ": When stop bits cannot be detected at the specified timing
Summing error flag
" 1 " : when any one of the following errors occurs.

- Overrun error
- Parity error
- Framing error

Serial I/O1 control register (Address : 001A ${ }_{16}$ )

$\rightarrow$ Serial I/O1 synchronous clock : External clock
$\rightarrow \overline{\text { SRoy } 1}$ output enabled
$\rightarrow$ Transmit enabled
Set this bit to " 1 ", using Sroy1 output.
$\rightarrow$ Receive enabled
$\rightarrow$ Clock synchronous serial I/O
$\rightarrow$ Serial I/O1 enabled

Fig. 2.4.22 Registers setting relevant to receiving side

Figure 2.4.23 shows a control procedure of the transmitting side, and Figure 2.4 .24 shows a control procedure of the receiving side.


Fig. 2.4.23 Control procedure of transmitting side


Fig. 2.4.24 Control procedure of receiving side

## (2) Output of serial data (control of peripheral IC)

Outline : 4-byte data is transmitted and received, using the clock synchronous serial I/O. The $\overline{C S}$ signal is output to a peripheral IC through port $\mathrm{P}_{3}$.

Figure 2.4.25 shows connection diagrams of example for using serial I/O1 and example for using serial I/O2 with the same specification, and Figure 2.4 .26 shows a timing chart.

(1) Example for using Serial I/O1

(2) Example for using Serial I/O2

Fig. 2.4.25 Connection diagrams

Specifications : • Serial I/O is used (clock synchronous serial I/O is selected.)

- Synchronous clock frequency : $125 \mathrm{kHz}(\mathrm{f}(\mathrm{Xin})=4 \mathrm{MHz}$ is divided by 32)
- Transfer direction : LSB first
- The Serial I/O interrupt is not used.
- Port $\mathrm{Pb}_{3}$ is connected to the $\overline{\mathrm{CS}}$ pin ("L" active) of the peripheral IC for transmission control; the output level of port $\mathrm{P6}_{3}$ is controlled by software.


Fig. 2.4.26 Timing chart (serial I/O1)

Figure 2.4.27 shows registers setting relevant to serial I/O1, and Figure 2.4.28 shows a setting of serial I/O1 transmission data.


Fig. 2.4.27 Registers setting relevant to serial I/O1


Fig. 2.4.28 Setting of serial I/O1 transmission data

When the registers are set as shown in Fig. 2.4.27, serial I/O1 can transmit 1-byte data by writing data to the transmit buffer register.
Thus, after setting the $\overline{\mathrm{CS}}$ signal to " L ", write the transmission data to the transmit buffer register by each 1 byte, and return the CS signal to "H" when the target number of bytes has been transmitted. Figure 2.4.29 shows a control procedure of serial I/O1.


Fig. 2.4.29 Control procedure of serial I/O1

Figure 2.4 .30 shows registers setting relevant to serial I/O2, and Figure 2.4.31 shows a setting of serial I/O2 transmission data.


Fig. 2.4.30 Registers setting relevant to serial I/O2

| Serial I/O2 register (Address : 001F16) b7 <br> b0 |  |  |
| :---: | :---: | :---: |
|  |  |  |
| SIO 2 |  | $\begin{aligned} & \mathrm{Co} \\ & \mathrm{cor} \end{aligned}$ is " |

Fig. 2.4.31 Setting of serial I/O2 transmission data

## APPLICATION

When the registers are set as shown in Fig. 2.4.30, serial I/O2 can transmit 1-byte data by writing data to the serial I/O2 register.
Thus, after setting the CS signal to " L ", write the transmission data to the serial $\mathrm{I} / \mathrm{O} 2$ register by each 1 byte, and return ...e CS signal to " H " when the target number of bytes has been transmitted.
Figure 2.4.32 shows a control procedure of serial I/O2.


Fig. 2.4.32 Control procedure of serial I/O2
(3) Cyclic transmission or reception of block data (data of specified number of bytes) between two microcomputers
Outline : When the clock synchronous serial I/O is used for communication, synchronization of the clock and the data between the transmitting and receiving sides may be lost because of noise included in the synchronous clock. It is necessary to correct that constantly, using "heading adjustment".
This "heading adjustment" is carried out by using the interval between blocks in this example. This example is described for serial I/O1, but this example also can apply serial I/O3.

Figure 2.4.33 shows connection diagram.


Note: Use Sout2 and $\mathrm{S}_{\mathrm{IN} 2}$ instead of $\mathrm{TXD}_{1}$ and RxD 1 for serial $\mathrm{I} / \mathrm{O} 2$.

Fig. 2.4.33 Connection diagram

## Specifications :

- Serial I/O is used (clock synchronous serial I/O is selected).
- Synchronous clock frequency : $131 \mathrm{kHz}\left(\mathrm{f}\left(\mathrm{X}_{\mathrm{IN}}\right)=4.19 \mathrm{MHz}\right.$ is divided by 32)
- Byte cycle: $488 \mu \mathrm{~s}$
- Number of bytes for transmission or reception : 8 byte/block
- Block transfer cycle : 16 ms
- Block transfer term : 3.5 ms
- Interval between blocks : 12.5 ms
- Heading adjustment time : 8 ms


## Limitations of the specifications :

- Reading of the reception data and setting of the next transmission data must be completed within the time obtained from "byte cycle - time for transferring 1-byte data" (in this example, the time taken from generating of the serial I/O1 receive interrupt request to input of the next synchronous clock is $431 \mu \mathrm{~s}$ ).
- "Heading adjustment time < interval between blocks" must be satisfied.

The communication is performed according to the timing shown in Figure 2.4.34. In the slave unit, when a synchronous clock is not input within a certain time (heading adjustment time), the next clock input is processed as the beginning (heading) of a block.
When a clock is input again after one block (8 byte) is received, the clock is ignored.
Figure 2.4 .35 shows relevant registers setting.


Fig. 2.4.34 Timing chart


Fig. 2.4.35 Relevant registers setting

## Control procedure :

- Control in the master unit

After setting the relevant registers shown in Figure 2.4.35, the master unit starts transmission or reception of 1-byte data by writing transmission data to the transmit buffer register.
To perform the communication in the timing shown in Figure 2.4.34, take the timing into account and write transmission data. Additionally, read out the reception data when the serial I/O1 transmit interrupt request bit is set to " 1 ," or before the next transmission data is written to the transmit buffer register.
Figure 2.4.36 shows a control procedure of the master unit using timer interrupts.


Fig. 2.4.36 Control procedure of master unit

- Control in the slave unit

After setting the relevant registers as shown in Figure 2.4.35, the slave unit becomes the state where a synchronous clock can be received at any time, and the serial I/O1 receive interrupt occurs each time an 8-bit synchronous clock is received.
In the serial I/O1 receive interrupt processing routine, the data to be transmitted next is written to the transmit buffer register after the received data is read out.
However, if no serial I/O1 receive interrupt occurs for a certain time (heading adjustment time or more), the following processing will be performed.

1. The first 1-byte data of the transmission data in the block is written into the transmit buffer register.
2. The data to be received next is processed as the first 1 byte of the received data in the block.

Figure 2.4.37 shows a control procedure of the slave unit using the serial I/O1 receive interrupt and any timer interrupt (for heading adjustment).


Fig. 2.4.37 Control procedure of slave unit
(4) Communication (transmit/receive) using asynchronous serial I/O (UART)

Outline : 2-byte data is transmitted and received, using the asynchronous serial I/O. Port P4o is used for communication control.

Figure 2.4 .38 shows a connection diagram, and Figure 2.4 .39 shows a timing chart.


Fig. 2.4.38 Connection diagram (Communication using UART)

Specifications : • Serial I/O1 is used (UART is selected).

- Transfer bit rate : $9600 \mathrm{bps}\left(\mathrm{f}\left(\mathrm{X}_{\mathrm{IN}}\right)=4.9152 \mathrm{MHz}\right.$ is divided by 512)
- Communication control using port P4o
(The output level of port $P 4_{0}$ is controlled by software.)
- 2-byte data is transferred from the transmitting side to the receiving side at intervals of 10 ms generated by the timer.


Fig. 2.4.39 Timing chart (using UART)

Table 2.4.4 shows setting examples of the baud rate generator (BRG) values and transfer bit rate values; Figure 2.4.40 shows registers setting relevant to the transmitting side; Figure 2.4 .41 shows registers setting relevant to the receiving side.

Table 2.4.4 Setting examples of Baud rate generator (BRG) values and transfer bit rate values

| BRG count source <br> (Note 1) | BRG setting value | Transfer bit rate (bps) (Note 2) |  |
| :---: | :---: | :---: | :---: |
|  |  | at $\mathrm{f}(\mathrm{XIN})=4.9152 \mathrm{MHz}$ | at $\mathrm{f}(\mathrm{XIN})=16 \mathrm{MHz}$ |
| $\mathrm{f}(\mathrm{XIN}) / 4$ | $255(\mathrm{FF} 16)$ | 300 | 976.5625 |
| $\mathrm{f}(\mathrm{XIN}) / 4$ | $127(7 \mathrm{~F} 16)$ | 600 | 1953.125 |
| $\mathrm{f}(\mathrm{XIN}) / 4$ | $63(3 \mathrm{~F} 16)$ | 1200 | 3906.25 |
| $\mathrm{f}(\mathrm{XIN}) / 4$ | $31(1 \mathrm{~F} 16)$ | 2400 | 7812.5 |
| $\mathrm{f}(\mathrm{XIN}) / 4$ | $15(0 \mathrm{~F} 16)$ | 4800 | 15625 |
| $\mathrm{f}(\mathrm{XIN}) / 4$ | $7(0716)$ | 9600 | 31250 |
| $\mathrm{f}(\mathrm{XIN}) / 4$ | $3(0316)$ | 19200 | 62500 |
| $\mathrm{f}(\mathrm{XIN}) / 4$ | $1(0116)$ | 38400 | 125000 |
| $\mathrm{f}(\mathrm{XIN})$ | $3(0316)$ | 76800 | 250000 |
| $\mathrm{f}(\mathrm{XIN})$ | $1(0116)$ | 153600 | 500000 |
| $\mathrm{f}(\mathrm{XIN})$ | $0(0016)$ | 307200 | 1000000 |

Notes 1: Select the BRG count source with bit 0 of the serial I/O1 control register (Address : 001A16).
2: Equation of transfer bit rate:
Transfer bit rate $(b p s)=\frac{f(X i n)}{(B R G \text { setting value }+1) \times 16 \times m^{*}}$
*m: When bit 0 of the serial I/O1 control register (Address : 001A16) is set to "0," a value of $m$ is 1 .
When bit 0 of the serial $1 / O 1$ control register (Address : 001A16) is set to " 1 ," a value of $m$ is 4 .

## Transmitting side

Serial I/O1 status register (Address : 001916)


Transmit buffer empty flag

- Confirm that the data has been transferred from Transmit buffer register to Transmit shift register.
- When this flag is "1", it is possible to write the next transmission data in to Transmit buffer register.
$\rightarrow$ Transmit shift register shift completion flag
Confirm completion of transmitting 1 -byte data with this flag.
"1" : Transmit shift completed
Serial I/O1 control register (Address : 001A16)

$\rightarrow$ BRG count source : $f(X$ Xin $) / 4$
$\rightarrow$ Synchronous clock:BRG/16
$\rightarrow$ SRoy output disabled
$\longrightarrow$ Transmit enabled
$\rightarrow$ Receive disabled
$\rightarrow$ Asynchronous serial I/O(UART)
$\rightarrow$ Serial I/O1 enabled
UART1 control register (Address : 001B16)


Character length : 8 bits
Parity checking disabled
Stop bit length : 2 stop bits
$\longrightarrow \mathrm{P} 45 / \mathrm{T}_{x} \mathrm{D}_{1}$ pin: CMOS output


* When bit 0 of Serial I/O1 control register (Address : 001A ${ }_{16}$ ) is set to " 0 ," a value of $m$ is 1 . When bit 0 of Serial I/O1 control register (Address : 001A16) is set to " 1, " a value of $m$ is 4 .
Port P4 (Address : 000816)

P4


Port P40: Communication control: " H " active
Port P4 direction register (Address : 000916)
P4D


Port P40: Communication control: Output mode
Fig. 2.4.40 Registers setting relevant to transmitting side

## Receiving side

Serial I/O1 status register (Address : 001916)


Confirm completion of receiving 1 -byte data with this flag.
$\{$ " 1 " : at completing reception
\{ "0" : at reading out contents of Receive buffer register
"1" error flag
" 1 ": When data is ready in Receive shift register while Receive buffer register contains the data.
$\longrightarrow$ Parity error flag

" 1 ": When stop bits cannot be detected at the specified timing
Summing error flag
" 1 ": when any one of the following errors occurs.

- Overrun error
- Parity error
- Framing error

Serial I/O1 control register (Address: 001A16)


UART1 control register (Address : 001B16)

Baud rate generator 1 (Address: 001C16)
BRG1



* When bit 0 of Serial I/O1 control register (Address : 001A16) is set to " 0 ," a value of $m$ is 1 .
When bit 0 of Serial I/O1 control register (Address : 001A16) is set to "1," a value of $m$ is 4 .

Port P4 direction register (Address : 000916)

$\longrightarrow$ Port P40: Communication control: Input mode
Fig. 2.4.41 Registers setting relevant to receiving side

Figure 2.4.42 shows a control procedure of the transmitting side, and Figure 2.4 .43 shows a control procedure of the receiving side.


Fig. 2.4.42 Control procedure of transmitting side


Fig. 2.4.43 Control procedure of receiving side

### 2.4.8 Notes on serial interface

## (1) Notes when selecting clock synchronous serial I/O

## (1) Stop of transmission operation

As for serial I/Oi ( $\mathrm{i}=1,3$ ) that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the serial I/Oi enable bit and the transmit enable bit to "0" (serial I/Oi and transmit disabled).

## - Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/Oi enable bit is cleared to " 0 " (serial I/Oi disabled), the internal transmission is running (in this case, since pins TxDi, RxDi, SclKi, and SRDYi function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/Oi enable bit is set to "1" at this time, the data during internally shifting is output to the TxDi pin and an operation failure occurs.

## (2) Stop of receive operation

As for serial I/Oi ( $\mathrm{i}=1,3$ ) that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the receive enable bit to "0" (receive disabled), or clear the serial I/Oi enable bit to " 0 " (serial I/Oi disabled).
(3) Stop of transmit/receive operation

As for serial I/Oi ( $\mathrm{i}=1,3$ ) that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear both the transmit enable bit and receive enable bit to " 0 " simultaneously (transmit and receive disabled) in the clock synchronous serial I/O mode.
(When data is transmitted and received in the clock synchronous serial I/O mode, any one of data transmission and reception cannot be stopped.)

## - Reason

In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized.
In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to "0" (transmit disabled). Also, the transmission circuit is not initialized by clearing the serial I/Oi enable bit to " 0 " (serial I/Oi disabled) (refer to (1) in (1)).

## (2) Notes when selecting clock asynchronous serial I/O

(1) Stop of transmission operation

Clear the transmit enable bit to " 0 " (transmit disabled). Transmission operation does not stop by setting the serial I/Oi enable bit $(i=1,3)$ to " 0 ".

## - Reason

This is the same as (1) in (1).
(2) Stop of receive operation

Clear the receive enable bit to "0" (receive disabled).

## (3) Stop of transmit/receive operation

Only transmission operation is stopped.
Clear the transmit enable bit to " 0 " (transmit disabled). Transmission operation does not stop by setting the serial $\mathrm{I} / \mathrm{Oi}$ enable bit $(\mathrm{i}=1,3)$ to " 0 ".

- Reason

This is the same as (1) in (1).
Only receive operation is stopped.
Clear the receive enable bit to " 0 " (receive disabled).
(3) $\overline{\operatorname{SRDY}}_{\mathrm{i}}(\mathrm{i}=1,3)$ output of reception side

When signals are output from the SRDYi pin on the reception side by using an external clock in the clock synchronous serial I/O mode, set all of the receive enable bit, the SrDYi output enable bit, and the transmit enable bit to " 1 " (transmit enabled).
(4) Setting serial I/Oi $(i=1,3)$ control register again

Set the serial I/Oi control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to " 0 ."


Fig. 2.4.44 Sequence of setting serial $\mathrm{I} / \mathrm{Oi}(\mathrm{i}=1,3)$ control register again
(5) Data transmission control with referring to transmit shift register completion flag

After the transmit data is written to the transmit buffer register, the transmit shift register completion flag changes from " 1 " to " 0 " with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay.
(6) Transmission control when external clock is selected

When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to " 1 " at " H " of the SCLKi $(\mathrm{i}=1,3)$ input level. Also, write the transmit data to the transmit buffer register at " H " of the Sclki input level.

## (7) Transmit interrupt request when transmit enable bit is set

When the transmit interrupt is used, take the following sequence.
(1) Set the serial I/Oi transmit interrupt enable bit ( $\mathrm{i}=1,3$ ) to " 0 " (disabled).
(2) Set the tranasmit enable bit to "1".
(3) Set the serial I/Oi transmit interrupt request bit $(i=1,3)$ to " 0 " after 1 or more instruction has executed.
(4) Set the serial I/Oi transmit interrupt enable bit $(i=1,3)$ to "1" (enabled).

## - Reason

When the transmission enable bit is set to "1", the transmit buffer empty flag and transmit shift register shift completion flag are also set to " 1 ".
Therefore, regardless of selecting which timing for the generating of transmit interrupts, the interrupt request is generated and the transmit interrupt request bit is set at this point.
(8) Writing to baud rate generator $\mathbf{i}(B R G i)(i=1,3)$

Write data to the baud rate generator $\mathrm{i}(\mathrm{BRGi})(\mathrm{i}=1,3)$ while the transmission/reception operation is stopped.

### 2.5 Multi-master ${ }^{12} \mathrm{C}$-BUS interface

The only 3804 group has functions of the multi-master $I^{2} \mathrm{C}$-BUS interface.
The multi-master $I^{2} \mathrm{C}$-BUS interface is a serial communication circuit, conforming to the Philips $I^{2} \mathrm{C}$-BUS data transfer format. This paragraph explains the $I^{2} \mathrm{C}$-BUS overview and communication examples.

### 2.5.1 Memory map



Fig. 2.5.1 Memory map of registers relevant to $\mathbf{I}^{2} \mathbf{C}$-BUS interface

### 2.5.2 Relevant registers



Notes 1: 0116 is set to Timer 1, FF16 is set to Prescaler 12.
2: During operation in low-speed mode, it is possible automatically to switch to middle-speed mode owing to the rising of SCL/SDA.
3: When automatic switch to middle-speed mode from low-speed mode occurs, the values of CPU mode register (003B16) change.

Fig. 2.5.2 Structure of MISRG

12C data shift register


Note: When data is written to ${ }^{2} \mathrm{C}$ data shift register after the MST bit is set to " 0 " (slave mode), keep the interval for 8 machine cycles or more.
Also, when the read-modify-write instructions (SEB, CLB) are used during data transfer, the values may be undefined.

Fig. 2.5.3 Structure of $\mathrm{I}^{2} \mathrm{C}$ data shift register

## $\mathrm{I}^{2} \mathrm{C}$ special mode status register

b7 b6 b5 b4 b3 b2 b1 b0

$\mathrm{I}^{2} \mathrm{C}$ special mode status register
(S3: address 001216)


Notes 1: These bits and flags can be read out, but cannot be written.
2: These bits can be detected only when the data format selection bit (ALS) of $\mathrm{I}^{2} \mathrm{C}$ control register is set to 0 .
3: This bit is initialized to 1 at reset, when the ACK interrupt control bit is 0 , or when writing 1 to the SCL pin low hold 2 flag set bit.
4: This bit is initialized to 0 at reset, when the $I^{2} \mathrm{C}$-BUS interface enable bit (ESO) is 0 , or when writing 1 to the STOP condition flag clear bit.

Fig. 2.5.4 Structure of $I^{2} \mathrm{C}$ special mode status register

## ${ }^{12} \mathrm{C}$ status register



Notes 1: These flags and bits are exclusive to input. When writing to these bits, write 0 to these bits.
2: These bits can be detected only when the data format selection bit (ALS) of ${ }^{2} \mathrm{C}$ control register is set to 0 .
3: This bit can be set to 1 by program, but cannot be cleared to 0 .
4: All bits are changed by hardware. Do not use the read-modify-write instructions (SEB, CLB).

Fig. 2.5.5 Structure of $I^{2} \mathrm{C}$ status register

ontrol register
(S1D: address 001416)

| b | Name | Functions | At reset | R iW |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Bit counter (Number of transmit/receive bits) (BC0, BC1, BC2) | b2b1b0  <br> 0 0 <br> 0 $0: 8$ <br> 0 0 <br> 0 $1: 7$ <br> 0 1 $0: 6$ | 0 | O |
| 1 |  |  | 0 | 0 O |
| 2 |  |  | 0 | 0 |
| 3 | ${ }^{2}$ ²-BUS interface enable bit (ESO) | $\begin{aligned} & \hline \text { 0: Disabled } \\ & \text { 1: Enabled } \\ & \hline \end{aligned}$ | 0 | 0 O |
| 4 | Data format selection bit (ALS) | 0: Addressing format <br> 1: Free data format | 0 | 0 |
| 5 | Addressing format selection bit (10BIT SAD) | 0: 7-bit addressing format 1: 10-bit addressing format | 0 | 0 |
| 6 | Nothing is arranged for this bit. This is a write disabled bit. When this bit is read out, the contents are 0 . |  | 0 | O $\times$ |
| 7 | ${ }^{2} \mathrm{C}$-BUS interface pin input level selection bit (TISS) | 0: SMBUS input 1: CMOS input | 0 | 0 |

Note: Do not use the read-modify-write instruction because some bits change by hardware when the start condition is detected and the byte-transfer is completed.

Fig. 2.5.6 Structure of $I^{2} \mathrm{C}$ control register

## $\mathrm{I}^{2} \mathrm{C}$ clock control register



Notes 1: Duty of SCL clock output is $50 \%$. The duty becomes 35 to $45 \%$ only when the highspeed clock mode is selected and CCR value $=5(400 \mathrm{kHz}$, at $\phi=4 \mathrm{MHz}) . \mathrm{H}$ duration of the clock fluctuates from -4 to +2 machine cycles in the standard clock mode, and fluctuates from -2 to +2 machine cycles in the high-speed clock mode. In the case of negative fluctuation, the frequency does not increase because $L$ duration is extended instead of H duration reduction.
These are values when SCL clock synchronization by the synchronous function is not performed. CCR value is the decimal notation value of the SCL frequency control bits CCR4 to CCRO.
2: Each value of SCL frequency exceeds the limit at $\phi=4 \mathrm{MHz}$ or more. When using these setting value, use $\phi$ of 4 MHz or less.
3: The data formula of SCL frequency is described below:
$\phi /(8 \times$ CCR value) Standard clock mode
$\phi /(4 \times$ CCR value) High-speed clock mode (CCR value $\neq 5)$
$\phi /(2 \times$ CCR value) High-speed clock mode (CCR value $=5$ )
Do not set 0 to 2 as CCR value regardless of $\phi$ frequency.
Set 100 kHz (max.) in the standard clock mode and 400 kHz (max.) in the high-speed clock mode to the SCL frequency by setting the SCL frequency control bits CCR4 to CCRO.

Fig. 2.5.7 Structure of $\mathrm{I}^{2} \mathrm{C}$ clock control register

## ${ }^{12} \mathrm{C}$ START/STOP condition control register

$I^{2} \mathrm{C}$ START/STOP condition control register
(S2D: address 001616)


| b | Name | Functions | At reset | R W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $\begin{aligned} & \text { START/STOP } \\ & \text { condition set bits } \\ & \text { (SSC0, SSC1, } \\ & \text { SSC2, SSC3, } \\ & \text { SSC4) } \end{aligned}$ | $\begin{aligned} & \text { SCL release time } \\ & =\phi(\mu \mathrm{s}) \times(\mathrm{SSC}+1) \\ & \text { Setup time } \\ & =\phi(\mu \mathrm{s}) \times(\mathrm{SSC}+1) / 2 \\ & \text { Hold time } \\ & =\phi(\mu \mathrm{s}) \times(\mathrm{SSC}+1) / 2 \end{aligned}$ | 0 | O |
| 1 |  |  | 1 | 0 |
| 2 |  |  | 0 | 0 |
| 3 |  |  | 1 | 0 O |
| 4 |  |  | 1 | 0 |
| 5 | SCL/SDA interrupt pin polarity selection bit (SIP) | 0 : Falling edge active <br> 1: Rising edge active | 0 | 0 |
| 6 | SCL/SDA interrupt pin selection bit (SIS) | 0 : SDA valid <br> 1: SCL valid | 0 | 0 |
| 7 | Fix this bit to 0 |  | 0 | 0 |

Note: Fix SSC0 to 0 . Also, do not set SSC4 to SSC0 to odd values or 000002 .
Fig. 2.5.8 Structure of $I^{2} C$ START/STOP condition control register

## ${ }^{12} \mathrm{C}$ special mode control register



Notes 1: When 0 is written to these bits, nothing is happened.
2: Do not write 1 to these bits at the same time.
Fig. 2.5.9 Structure of $I^{2} \mathrm{C}$ special mode control register
${ }^{2}$ C slave address register $\mathrm{i}(\mathrm{i}=0$ to 2 )

| $\mathrm{b} 7 \mathrm{b6} \mathrm{b5} \mathrm{b4}$ b3 b2 b1 b0 |
| :--- |

Note: When the read-modify-write instructions (SEB, CLB) are used at detection of stop condition, the values may be undefined.

Fig. 2.5.10 Structure of $I^{2} C$ slave address register $i(i=0$ to 2)

Interrupt source selection register

*1: Do not write 1 to these bits simultaneously.
*2: Do not write 1 to these bits simultaneously.
Fig. 2.5.11 Structure of Interrupt source selection register

## Interrupt request register 1


*: 0 can be set by software, but 1 cannot be set.

Fig. 2.5.12 Structure of Interrupt request register 1

Interrupt request register 2

*: 0 can be set by software, but 1 cannot be set.
Fig. 2.5.13 Structure of Interrupt request register 2

## Interrupt control register 1



Fig. 2.5.14 Structure of Interrupt control register 1

## Interrupt control register 2



Interrupt control register 2
(ICON2 : address 003F16)

| b | Name | Functions | At reset | R W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | CNTRo/SCL, SDA interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | O |
| 1 | CNTR1/ Serial I/O3 receive interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | 0 |
| 2 | Serial I/O2/ Timer Z interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | O |
| 3 | INT $2 /{ }^{2} \mathrm{C}$ interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | O |
| 4 | $\mathrm{INT}_{3}$ interrupt enable bit | 0 : Interrupt disabled | 0 | 0 |
| 5 | INT4/CNTR2 interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 | O |
| 6 | AD converter/Serial I/O3 transmit interrupt enable bit | 0 : Interrupt disabled <br> 1 : Interrupt enabled | 0 |  |
| 7 | Fix this bit to 0 . |  | 0 | 0 |

Fig. 2.5.15 Structure of Interrupt control register 2

### 2.5.3 $\mathrm{I}^{2} \mathrm{C}$-BUS overview

The $I^{2} \mathrm{C}$-BUS is a both directions serial bus connected with two signal lines; the SCL which transmits a clock and the SDA which transmits data.
Each port of the 3804 group has an N-channel open-drain structure for output and a CMOS structure for input. The devices connected with the $I^{2} \mathrm{C}$-BUS interface use an open drain, so that external pull-up resistors are required. Accordingly, while any one of devices always outputs "L", other devices cannot output "H".
Figure 2.5.16 shows the $I^{2} \mathrm{C}$-BUS connection structure.


Fig. 2.5.16 $I^{2} \mathrm{C}$-BUS connection structure

### 2.5.4 Communication format

Figure 2.5.17 shows an $I^{2} \mathrm{C}$-BUS communication format example.
The $I^{2} \mathrm{C}$-BUS consists of the following:
-START condition to indicate communication start

- Slave address and data to specify each device
-ACK to indicate acknowledgment of address and data
-STOP condition to indicate communication completion.


Fig. 2.5.17 $\mathrm{I}^{2} \mathrm{C}$-BUS communication format example

## (1) START condition

When communication starts, the master device outputs the START condition to the slave device. The $I^{2} \mathrm{C}$-BUS defines that data can be changed when a clock line is " L ". Accordingly, data change when a clock line is " H " is treated as STOP or START condition.
The data line change from "H" to " L " when a clock line is " $H$ " is START condition.
(2) STOP condition

Just as in START condition, the data line change from "L" to "H" when a clock line is "H" is STOP condition.
The term from START condition to STOP condition is called "Bus busy". The master device is inhibited from starting data transfer during that term.
The Bus busy status can be judged by using the BB flag of $I^{2} \mathrm{C}$ status register (bit 5 of address $0013_{16}$ ).

## (3) Slave address

The slave address is transmitted after START condition. This address consists of 7 bits and the 7th bit functions as the read/write $(\mathrm{R} / \overline{\mathrm{W}})$ bit which indicates a data transmission method. The slave devices connected with the same $I^{2} \mathrm{C}$-BUS must have their addresses, individually. It is because that address is defined for the master to specify the transmitted/received slave device.
The read/ $\overline{\text { write }}(R / \bar{W})$ bit indicates a data transmission direction; "L" means write from the master to the slave, and "H" means read in.

## (4) Data

The data has an 8-bit length. There are two cases depending on the read/write (R/W) bit of a slave address; one is from the master to the slave and the other is from the slave to the master.

## (5) ACK bit

The ACK bit clock is generated by the master. This is used for indication of acknowledgment on the SDA line, the slave's busy and the data end.
For example, the slave device makes the SDA line "L" for acknowledgment when confirming the slave address following the START condition. The built-in $I^{2} \mathrm{C}-\mathrm{BUS}$ interface has the slave address automatic judgment function and the ACK acknowledgment function. "L" is automatically output when the ACK bit of $I^{2} \mathrm{C}$ clock control register (bit 6 of address 001516) is " 0 " and an address data is received. When the slave address and the address data do not correspond, "H" (NACK) is automatically output.

In case the slave device cannot receive owing to an interrupt process, performing operation or others, the master can output STOP condition and complete data transfer by making the ACK data of the slave address "H" for acknowledgment. Even in case the slave device cannot receive data during data transferring, the communication can be interrupted by performing NACK acknowledgment to the following data.
When the master is receiving the data from the slave, the master can notify the slave of completion of data reception by performing NACK acknowledgment to the last data received from the slave.

## (6) RESTART condition

The master can receive or transmit data without transmission of STOP condition while the master is transmitting or receiving a data.
For example, after the master transmitted a data to the slave, transmitting a slave address +R (Read) following RESTART condition can make the following data treat as a reception data.
Additionally, transmitting a slave address $+\overline{\mathrm{W}}$ (Write) following RESTART condition can make the following data treat as a transmission data.


Fig. 2.5.18 RESTART condition of master reception

### 2.5.5 Synchronization and arbitration lost

## (1) Synchronization

When a plural master exists on the $I^{2} \mathrm{C}-\mathrm{BUS}$ and the masters, which have different speed, are going to simultaneously communicate; there is a rule to unify clocks so that a clock of each bit can be output correctly.
Figure 2.5.19 shows a synchronized SCL line example. The SCL (A) and the SCL (B) are the master devices having a different speed. The SCL is synchronized waveforms.
As shown by Figure 2.5.19, the SCL lines can be synchronized by the following method; the device which first finishes "H" term makes the SCL line "L" and the device which last remains " $L$ " makes the SCL line "H".


Fig. 2.5.19 SCL waveforms when synchronizing clocks
(1) After START condition, the masters, which have different speed, simultaneously start clock transmission.
(2) The SCL outputs " $L$ " because (A) finished counting "H" output; then (B)'s "H" output counting is interrupted and (B) starts counting "L" output.
(3) The (A) outputs "H" because (A) finished counting "L" term; the SCL level does not become "H" because (B) outputs "L", and counting "H" term does not start but stop.
(4) (B) outputs "L" term.
(5) The SCL outputs "H" because (B) finished counting "L" term; then (B)'s "H" output counting is started at the same time as (A).
(6) The SCL outputs "L" because (A) first finished counting "H" output; then (B)'s "H" output counting is interrupted and (B) starts counting "L" output.
(7) The above are repeatedly performed.

## (2) Clock synchronization during communication

In the $I^{2} C$-BUS, the slave device is permitted to retain the SCL line " $L$ " and become waiting status for transmission from the master. By byte unit, for the reception preparation of the slave device, the master can become waiting status by making the SCL line "L", which is after completion of byte reception or the ACK.
By bit unit, it is possible to slow down a clock speed by retaining the clock line "L" for slave devices having limited hardware.

The 3804 group can transmit data correctly without reduction of data bits toward waiting status request from the slave device. It is because the synchronization circuit is included for the case when retaining the SCL line "L" as an internal hardware.
After the last bit, including the ACK bit, of a transmission/reception data byte, the SCL line automatically remains " $L$ " and waiting status is generated until completion of an interrupt process or reception preparation.
(3) Arbitration lost

A plural master exists on the same bus in the $I^{2} C$-BUS and there are possibility to start communication simultaneously. Even when the master devices having the same transmission frequency start communication simultaneously, which device must transmit data correctly. Accordingly, there is the definition to detect a communication confliction on the SDA line in the $I^{2} \mathrm{C}-\mathrm{BUS}$.
The SDA line is output at the timing synchronized by the SCL, however, the synchronization among the SDA signals is not performed.

### 2.5.6 SMBUS communication usage example

This clause explains a SMBUS communication control example using the $I^{2} \mathrm{C}-\mathrm{BUS}$. This is a control example as the master device and the slave device in the Read Word protocol of SMBUS protocol.
The following is a communication example of the "Voltage () command" of the Smart battery data.

## Communication specifications:

-Communication frequency $=100 \mathrm{kHz}$
-Slave address of itself, battery, = "0001011X2" (X means the read/write bit)

- Slave address of communication destination, host, = "0001000 $\mathrm{X}_{2}$ " ( X means the read/write bit)
-Voltage () command = "0916"
- Voltage value of acknowledgment $=$ "2EE016" $(12000 \mathrm{mV})$
-The communication process is performed in the interrupt process. However, the main process performs an occurrence of the first START condition and a slave address set.
-A communication buffer is established. Data transfer between the main process and the interrupt process is performed through the communication buffer.


## (1) Initial setting

Figure 2.5 .20 shows an initial setting example using SMBUS communication.


Fig. 2.5.20 Initial setting example for SMBUS communication

## (2) Communication example in master device

The master device follows the procedures (1) to (6) shown by Figure 2.5.21.
Additionally, the shaded area in the figure is a transmission data from the master device and the white area is a transmission data from the slave device.
(1) Generating of START condition; Transmission of slave address + write bit
(2) Transmission of command
(3) Generating of RESTART condition; Transmission of slave address + read bit
(4) Reception of lower data
(5) Reception of upper data
(6) Generating of STOP condition

Figures 2.5.22 to 2.5 .27 show the procedures (1) to © .


Fig. 2.5.21 Read Word protocol communication as SMBUS master device
(1) Generating of START condition; Transmission of slave address + write bit

After confirming that other master devices do not use the bus, generate the START condition, because the SMBUS is a multi-master.
Write "slave address + write bit" to the $I^{2} \mathrm{C}$ data shift register (address 0011 ${ }^{2}$ ) before performing to make the START condition generate. It is because the SCL of 1-byte unit is output, following occurrence of the START condition.

If other master devices start communication until an occurrence of the START condition after confirming the bus use, it cannot communicate correctly. However in this case, that situation does not affect other master devices owing to detection of an arbitration lost or the START condition duplication preventing function.


Notes 1: In this example, the SEI instruction to disable interrupts need not be executed because this processing is going to be performed in the interrupt processing.
When the START condition is generated out of the interrupt processing, execute the SEl instruction to disable interrupts.
2: Use the branch bit instruction to confirm bus busy.

Fig. 2.5.22 Generating of START condition and transmission process of slave address + write bit

## Transmission of command

Confirm correct completion of communication at (1) before command transmission. When receiving the STOP condition, a process not to transmit a command is required, because the internal $I^{2} \mathrm{C}$ BUS generates an interrupt request also owing to the STOP condition transmitted to other devices.

After confirming correct completion of communication, write a command to the $I^{2} \mathrm{C}$ data shift register (address 0011 ${ }_{16}$ ).
In case the AL bit (bit 3 of address $0013_{16}$ ) is " 1 ", check the slave address comparison flag (AAS bit; bit 2 of address 001316) to judge whether the device given a right of master transmission owing to an arbitration specifies itself as a slave address. When it is "1", perform the slave reception; when " 0 ", wait for a STOP condition occurrence caused by other devices and the communication completion.
In case the AL bit is " 0 ", check the last received bit (LRB bit; bit 0 of address 001316). When it is " 1 ", make the STOP condition generate and release the bus use, because the specified slave device does not exist on the SMBUS.


Fig. 2.5.23 Transmission process of command
(3) Generating of RESTART condition; Transmission of slave address + read bit

Confirm correct completion of communication at (2) before generating the RESTART condition. After confirming correct completion, generate the RESTART condition and perform the transmission process of "slave address + read bit". Note that procedure because that is different from (1)'s process.
As the same reason as ${ }^{(1)}$, write "slave address + read bit" to the $I^{2} \mathrm{C}$ data shift register (address 0011 16) before performing to make the START condition generate. However, when writing a slave address to the $I^{2} \mathrm{C}$ data shift register in this condition, a slave address is output at that time. Consequently, the RESTART condition cannot be generated. Therefore, follow the slave reception procedure before those processes.

In case the arbitration lost detecting flag (AL bit, bit 3 of address 001316) is " 1 ", return to the process ${ }^{(1)}$, because other master devices will have priority to communicate.
When the last received bit (LRB bit; bit 0 of address $0013_{16}$ ) is " 1 ", generate the STOP condition and make the bus release, because acknowledgment cannot be done owing to BUSY status of the slave device specified on the SMBUS or other reasons.


Fig. 2.5.24 Transmission process of RESTART condition and slave address + read bit

## (4) Reception of lower data

Confirm correct completion of communication at (3) before receiving the lower data. After confirming correct completion, clear the ACK bit (bit 6 of address 001516) to " 0 ", in which ACK is returned, and set to the master receive mode. After that, write dummy data to the $I^{2} \mathrm{C}$ data shift register (address 0011 ${ }_{16}$ ).
When the MST bit (bit 7 of address 001316) is " 0 ", perform the error process explained as follows and return to the process (1).
When the last receive bit (LRB bit; bit 0 of address $0013{ }_{16}$ ) is " 1 ", generate the STOP condition and make the bus release, because the slave device specified on the SMBUS does not exist.


Fig. 2.5.25 Reception process of lower data
(5) Transmission of upper data

Confirm correct completion of communication at (4) before receiving the upper data. After confirming correct completion, store the received data (lower data).
Set the ACK bit (bit 6 of address 001516) to " 1 ", in which ACK is not returned and write dummy data to the $I^{2} \mathrm{C}$ data shift register (address 00116).
When the MST bit (bit 7 of address $0013_{16}$ ) is " 0 ", return to the process ${ }^{(1)}$, because other devices have priority to communicate.


Fig. 2.5.26 Reception process of upper data

## (6) Generating of STOP condition

Confirm correct completion of communication at (5) before generating the STOP condition. After confirming correct completion, store the received data (upper data).
Clear the ACK bit (bit 6 of address 001516 ) to " 0 ", in which ACK is returned, and generate the STOP condition. The communication mode is set to the slave receive mode by the occurrence of STOP condition.
When the MST bit (bit 7 of address $0013_{16}$ ) is " 0 ", return to the process ${ }^{(1)}$, because other devices have priority to communicate.


Fig. 2.5.27 Generating of STOP condition

## (3) Communication example in slave device

The slave device follows the procedures (1) to (6) shown by Figure 2.5.28.
The only difference from the master device's communication is an occurrence of interrupt request after detection of STOP condition.
(1) Reception of START condition; Transmission of ACK bit due to slave address correspondence
(2) Reception of command
(3) Reception of RESTART condition; Reception of slave address + read bit
(4) Transmission of lower data
(5) Transmission of upper data
(6) Reception of STOP condition

Figures 2.5.29 to 2.5 .34 show the procedures (1) to © .

S: START condition
P: STOP condition
Master to slave
A: ACK bit $\quad R / \bar{W}$ : Read/ $\overline{\text { Write bit }}$
Slave to master

Sr: RESTART condition

Fig. 2.5.28 Communication example as SMBUS slave device
(1) Reception of START condition; Transmission of ACK bit due to slave address correspondence In the case of operation as the slave, all processes are performed in the interrupt after setting of the slave reception in the main process, because an interrupt request does not occur until correspondence of a slave address.
In the first interrupt, after confirming correspondence of the slave address, write dummy data to receive a command into the $I^{2} \mathrm{C}$ data shift register.


Fig. 2.5.29 Reception process of START condition and slave address

## (2) Reception of command

Confirm correct completion of the command reception in the interrupt after receiving the command. After confirming correct command from the host, write dummy data to the $I^{2} \mathrm{C}$ data shift register to wait for reception of the next slave address.


Fig. 2.5.30 Reception process of command

## Reception of RESTART condition and slave address

After receiving a slave address, prepare transmission data.
Judgment whether receiving data or transmitting is required, because the mode is automatically switched between the receive mode and the transmit mode depending on the R/W bit of the received slave address. Accordingly, judge whether read or write referring the slave address comparison flag (AAS bit; bit 2 of address 001316).


Fig. 2.5.31 Reception process of RESTART condition and slave address

## (4) Transmission of lower data

Before transmitting the upper data, restart to transmit the data at (4) and confirm correct completion of transmission of the lower data set in the slave address reception interrupt.
After that, transmit the upper data.


Fig. 2.5.32 Transmission process of lower data

## (5) Transmission of upper data

Confirm correct completion of the upper data transmission. The master returns the NACK toward the transmitted second-byte data, the upper data. Accordingly, confirm that the last receive bit (LRB bit; bit 0 of address $0013_{16}$ ) is " 1 ".
After that, write dummy data to the $I^{2} \mathrm{C}$ data shift register and wait for the interrupt of STOP condition.


Note: Use the branch bit instruction to check bus busy.

Fig. 2.5.33 Transmission process of upper data

## (6) Reception of STOP condition

Confirm that the STOP condition is correctly output and the bus is released.


Fig. 2.5.34 Reception of STOP condition

### 2.5.7 Notes on multi-master $I^{2} \mathrm{C}$-BUS interface

(1) Read-modify-write instruction

Each register of the multi-master $I^{2} C$-BUS interface has bits to change by hardware. The precautions when the read-modify-write instruction such as SEB, CLB etc. is executed for each register of the multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface are described below.
(1) $I^{2} C$ data shift register (S0: address 001116)

When executing the read-modify-write instruction for this register during transfer, data may become a value not intended.
(2) $I^{2} \mathrm{C}$ slave address registers 0 to 2 (SODO to SOD2: addresses $0 F F 7_{16}$ to $0 F F 9_{16}$ )

When the read-modify-write instruction is executed for this register at detecting the STOP condition, data may become a value not intended.

- Reason

It is because hardware changes the read/write bit (RWB) at detecting the STOP condition.
$I^{2} C$ status register (S1: address 001316)
Do not execute the read-modify-write instruction for this register because all bits of this register are changed by hardware.
$I^{2} C$ control register (S1D: address 001416)
When the read-modify-write instruction is executed for this register at detecting the START condition or at completing the byte transfer, data may become a value not intended.

- Reason

Because hardware changes the bit counter ( BC 0 to BC 2 ).
$I^{2} \mathrm{C}$ clock control register (S2: address 001516)
The read-modify-write instruction can be executed for this register.
$I^{2} C$ START/STOP condition control register (S2D: address 001616)
The read-modify-write instruction can be executed for this register.
(2) START condition generating procedure using multi-master
(1) Procedure example (The necessary conditions of the generating procedure are described as the following (2) to (5).

| LDA \#SLADR | (Taking out of slave address value) |
| :--- | :--- |
| SEI | (Interrupt disabled) |
| BBS 5, S1, BUSBUSY | (BB flag confirming and branch process) |

BUSFREE:
STA S0 (Writing of slave address value)
LDM \#\$F0, S1
CLI
$\vdots$
$\vdots$
BUSBUSY:
CLI
$\vdots$
(Interrupt enabled)
(2) Use "Branch on Bit Set" of "BBS 5, S1, -" for the BB flag confirming and branch process.
(3) Use "STA, STX" or "STY" of the zero page addressing instruction for writing the slave address value to the $I^{2} \mathrm{C}$ data shift register (S0: address 001116).
(4) Execute the branch instruction of above (2) and the store instruction of above (3) continuously shown by the above procedure example.
(5) Disable interrupts during the following three process steps:

- BB flag confirming
- Writing of slave address value
- Trigger of START condition generating
(3) RESTART condition generating procedure in master
(1) Procedure example (The necessary conditions of the generating procedure are described as the following (2) to (4). Execute the following procedure when the PIN bit is "0".

LDM \#\$00, S1 (Select slave receive mode)
LDA \#SLADR (Taking out of slave address value)
SEI (Interrupt disabled)
STA S0 (Writing of slave address value)
LDM \#\$F0, S1 (Trigger of RESTART condition generating)
CLI (Interrupt enabled)
(2) Select the slave receive mode when the PIN bit is " 0 ". Do not write " 1 " to the PIN bit. The TRX bit becomes " 0 " and the SDA pin is released.
(3) The SCL pin is released by writing the slave address value to the $I^{2} C$ data shift register.
(4) Disable interrupts during the following two process steps:

- Writing of slave address value
- Trigger of RESTART condition generating
(4) Writing to $I^{2} C$ status register (S1: address 0013 ${ }_{16}$ )

Do not execute an instruction to set the PIN bit to " 1 " from " 0 " and an instruction to set the MST and TRX bits to "0" from " 1 " simultaneously. It is because it may enter the state that the SCL pin is released and the SDA pin is released after about one machine cycle. Do not execute an instruction to set the MST and TRX bits to " 0 " from " 1 " simultaneously when the PIN bit is " 1 ". It is because it may become the same as above.
(5) Writing to $I^{2} \mathrm{C}$ clock control register (S2: address 001516)

Do not write data into the $I^{2} \mathrm{C}$ clock control register during transfer. If data is written during transfer, the $I^{2} \mathrm{C}$ clock generator is reset, so that data cannot be transferred normally.
(6) Switching of SCL/SDA interrupt pin polarity selection bit, SCL/SDA interrupt pin selection bit, $I^{2} \mathrm{C}$-BUS interface enable bit
When changing the setting of the SCL/SDA interrupt pin polarity selection bit, the SCL/SDA interrupt pin selection bit, or the $1^{2} C$-BUS interface enable bit ESO, the SCL/SDA interrupt request bit may be set. When selecting the SCL/SDA interrupt source, disable the interrupt before the SCL/SDA interrupt pin polarity selection bit, the SCL/SDA interrupt pin selection bit, or the $I^{2} \mathrm{C}$-BUS interface enable bit ESO is set. Reset the request bit to " 0 " after setting these bits, and enable the interrupt.
(7) Process of after STOP condition generating in master mode

Do not write data in the $I^{2} \mathrm{C}$ data shift register ( S 0 ) and the $I^{2} \mathrm{C}$ status register $(\mathrm{S} 1$ ) until the bus busy flag BB becomes " 0 " after generating the STOP condition in the master mode. It is because the STOP condition waveform might not be normally generated. Reading to the above registers does not have the problem.
(8) ESO bit switch

In standard clock mode when $S S C=" 00010_{2} "$ or in high-speed clock mode, flag BB may switch to " 1 " if ESO bit is set to " 1 " when SDA is " L ".

## Countermeasure:

Set ESO to "1" when SDA is " H ".

### 2.5.8 Notes on programming for SMBUS interface

## (1) Time out process

For a smart battery system, the time out process with a program is required so that the communication can be completed even when communication is interrupted. It is because there is possibility of extracting a battery from a PC.
The specifications are defined so that communication has been able to be completed within 25 ms from START condition to STOP condition and within 10 ms from the ACK pulse to the ACK pulse of each byte. Accordingly, the following two should be considered as count start conditions.
(1) SDA falling edge caused by SCL/SDA interrupt

This is the countermeasure for a communication interrupt in the middle of from START condition to a slave address. However, the detection condition must be considered because a interrupt is also generated by communication from other masters to other slaves.
(2) SMBUS interrupt after receiving slave address

This is the countermeasure for when communication is interrupted from receiving a slave address until receiving a command.
(2) Low hold of communication line

The $I^{2} C$-BUS interface conforms to the $I^{2} C$-BUS Standard Specifications. However, because the use condition of SMBUS differs from the $I^{2} \mathrm{C}$-BUS's, there is possibility of occurrence of the following problem.
(1) Low hold of SDA line caused by ACK pulse at voltage drop of communication line

When the SMBUS voltage slowly drops, that is caused by extracting a battery from equipment or turning off a PC's power or etc., it might be incorrectly treated as the SCL pulse near the threshold level voltage.
When the SDA is judged " $L$ " in that condition, it becomes the general call and the ACK is transmitted. However, when the SCL remains "L" at the ACK pulse, the SDA continuously remains "L" until input of the next SCL pulse.

## Countermeasure:

As explained before, start the time out count at the falling of SDA line of START condition and reset ES0 bit of the S1D register when the time out is satisfied (Note).

Note: Do not use the read-modify-write instruction at this time. Furthermore, when the ES0 bit is set to "0", it becomes a general-purpose port ; so that the port must be set to input mode or "H".

### 2.6 PWM

This paragraph explains the registers setting method and the notes relevant to the PWM.

### 2.6.1 Memory map

## Address

| 002B16 $^{2}$ | PWM control register (PWMCON) |
| :--- | :--- |
| 002C16 $^{2}$ | PWM prescaler (PREPWM) |
| 002D16 | PWM register (PWM) |
|  | $\widetilde{\tau}$ |

Fig. 2.6.1 Memory map of registers relevant to PWM

### 2.6.2 Relevant registers

## PWM control register

b7 b6 b5 b4 b3 b2 b1 b0


Fig. 2.6.2 Structure of PWM control register

## PWM prescaler

## b7 b6 b5 b4 b3 b2 b1 b0



PWM prescaler
(PREPWM: address 002C16)

| b | Functions | At reset | R W |
| :---: | :---: | :---: | :---: |
| 0 | - Set the PWM period. <br> -The value set in this register is written to both PWM prescaler pre-latch and PWM prescaler latch at the same time. <br> - When data is written to this register during PWM output, the pulse corresponding to changed value is output at the next period. <br> - When this register is read out, the count value of the PWM prescaler latch is read out. | Undefined | 0 |
| 1 |  | Undefined | 0 |
| 2 |  | Undefined | 0 |
| 3 |  | Undefined | 0 |
| 4 |  | Undefined | 0 |
| 5 |  | Undefined | 0 |
| 6 |  | Undefined | 0 |
| 7 |  | Undefined | 0 |

Fig. 2.6.3 Structure of PWM prescaler

## PWM register



Fig. 2.6.4 Structure of PWM register

### 2.6.3 PWM output circuit application example

## <Motor control>

Outline : The rotation speed of the motor is controlled by using PWM (pulse width modulation) output.
Figure 2.6 .5 shows a connection diagram ; Figures 2.6 .6 shows PWM output timing, and Figure 2.6.7 shows a setting of the related registers.


Fig. 2.6.5 Connection diagram
Specifications : • Motor is controlled by using the PWM output function of 8-bit resolution.

- Clock f(Xin) $=5 \mathrm{MHz}$
- "T", PWM cycle : $102 \mu \mathrm{~s}$
- "t", "H" level width of output pulse : $40 \mu \mathrm{~s}$ (Fixed speed) * A motor speed can be changed by modifying the "H" level width of output pulse.

Fig. 2.6.6 PWM output timing

PWM control register (Address : 002B16)


PWM prescaler (Address : 002C16)


PWM register (Address : 002D16)


Set "t", "H" level width of PWM $\mathrm{m}=100$

[Equation]<br>$\mathrm{t}=\frac{\mathrm{TXm}}{255}$

Note: The PWM output function has priority even when bit 6 (corresponding bit to P 56 pin)
of Port P5 direction reaister is set to "0" (indut mode).
Fig. 2.6.7 Setting of relevant registers

## <About PWM output>

1. Set the PWM function enable bit to "1" : The P56/PWM pin is used as the PWM pin.

The pulse beginning with "H" level pulse is output.
2. Set the PWM function enable bit to "0" : The P56/PWM pin is used as the port P56.

Thus, when fixing the output level, take the following procedure:
(1) Write an output value to bit 6 of the port P5 register.
(2) Write " 010000002 " to the port P5 direction register.
3. After data is set to the PWM prescaler and the PWM register, the PWM waveforms corresponding to updated data will be output from the next repetitive cycle.


Fig. 2.6.8 PWM output

By setting the related registers as shown by Figure 2.6.7, PWM waveforms are output to the externals. This PWM output is integrated through the low pass filter, and that converted into DC signals is used for control of the motor. Figure 2.6 .9 shows control procedure.


Fig. 2.6.9 Control procedure

### 2.6.4 Notes on PWM

The PWM starts after the PWM enable bit is set to enable and "L" level is output from the PWM pin. The length of this "L" level output is as follows:

$$
\begin{array}{ll}
\frac{n+1}{2 \cdot f(X i n)} & \text { (s) } \quad \text { (Count source selection bit }=0 \text {, where } \mathrm{n} \text { is the value set in the prescaler) } \\
\frac{n+1}{f(X I N)} & \text { (s) } \quad \text { (Count source selection bit }=1 \text {, where } \mathrm{n} \text { is the value set in the prescaler) }
\end{array}
$$

### 2.7 A/D converter

This paragraph explains the registers setting method and the notes relevant to the $A / D$ converter.

### 2.7.1 Memory map



Fig. 2.7.1 Memory map of registers relevant to A/D converter

### 2.7.2 Relevant registers



Fig. 2.7.2 Structure of AD/DA control register

## AD conversion register 1



Fig. 2.7.3 Structure of AD conversion register 1

## AD conversion register 2



AD conversion register 2
(AD2: address 003816)

| b |  |  | unctions | At reset | R W |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | This is A/D conversion result stored bits. This is read exclusive register.b7 10-bit read b0 |  |  | Undefined <br> Undefined | O: $\times$ <br> $0: \times$ |
| 1 |  |  |  | Undefinea |  |
| 2 | Nothing is arranged for these bits. These are write disabled bits. When these bits are read out, the contents are " 0 ". |  |  | 0 | O: $\times$ |
| 3 |  |  |  | 0 | $0 \times$ |
| 4 |  |  |  | 0 | $0 \times$ |
| 5 |  |  |  | 0 | O $\times$ |
| 6 |  |  |  | 0 | O $\times$ |
| 7 | Conversion mode selection bit |  | 0: 10-bit A/D mode 1: 8-bit A/D mode | 0 | 0 |

Fig. 2.7.4 Structure of AD conversion register 2

## Interrupt source selection register


*1: Do not write 1 to these bits simultaneously.
*2: Do not write 1 to these bits simultaneously.

Fig. 2.7.5 Structure of Interrupt source selection register

## Interrupt request register 2

b7 b6 b5 b4 b3 b2 b1 b0


Interrupt request register 2
(IREQ2 : address 003D16)

| b | Name | Functions | At reset | R |
| :---: | :---: | :---: | :---: | :---: |
| 0 | CNTRo/SCL, SDA interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O |
| 1 | CNTR1/Serial I/O3 receive interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | 0 |
| 2 | Serial I/O2/Timer Z interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | 0 |
| 3 | INT $2 /{ }^{2} \mathrm{C}$ interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O |
| 4 | $\mathrm{INT}_{3}$ interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O |
| 5 | INT 4 /CNTR 2 interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O |
| 6 | AD converter/Serial I/O3 transmit interrupt request bit | 0 : No interrupt request issued <br> 1 : Interrupt request issued | 0 | O |
| 7 | Nothing is arranged for this bit. This is a write disabled bit. When this bit is read out, the contents are 0 . |  | 0 | O |

*: 0 can be set by software, but 1 cannot be set.

Fig. 2.7.6 Structure of Interrupt request register 2

## Interrupt control register 2



Fig. 2.7.7 Structure of Interrupt control register 2

### 2.7.3 A/D converter application examples

(1) Conversion of analog input voltage 1

Outline : The analog input voltage input from a sensor is converted to digital values.
Figure 2.7 .8 shows a connection diagram, and Figure 2.7 .9 shows the relevant registers setting.


Fig. 2.7.8 Connection diagram

Specifications : $\cdot$ The analog input voltage input from a sensor is converted to digital values. -P6o/ANo pin is used as an analog input pin.
-10-bit A/D mode


Note: After bit 3 of AD/DA control register (ADCON) is set to " 1 ", read out that contents.
When reading 10-bit data, read address 003816 before address 003516.
When reading 10 -bit data, bits 2 to 6 of address 003816 become " 0 ".

Fig. 2.7.9 Relevant registers setting

An analog input signal from a sensor is converted to the digital value according to the relevant registers setting shown by Figure 2.7.9. Figure 2.7.10 shows the control procedure for 10 -bit $\mathrm{A} / \mathrm{D}$ mode.


Fig. 2.7.10 Control procedure (10-bit A/D mode)

## (2) Conversion of analog input voltage 2

Outline : The analog input voltage input from a sensor is converted to digital values.
Figure 2.7 .11 shows a connection diagram, and Figure 2.7 .12 shows the relevant registers setting.


Fig. 2.7.11 Connection diagram

Specifications : $\cdot$ The analog input voltage input from a sensor is converted to digital values. -P6o/ANo pin is used as an analog input pin. -8-bit A/D mode


Note: After bit 3 of AD/DA control register (ADCON) is set to " 1 ", read out that contents. When reading 8-bit data, read address 003516 only.

Fig. 2.7.12 Relevant registers setting

An analog input signal from a sensor is converted to the digital value according to the relevant registers setting shown by Figure 2.7.12. Figure 2.7.13 shows the control procedure for 8 -bit A/D mode.


Fig. 2.7.13 Control procedure (8-bit A/D mode)

### 2.7.4 Notes on A/D converter

## (1) Analog input pin

Make the signal source impedance for analog input low, or equip an analog input pin with an external capacitor of $0.01 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$. Further, be sure to verify the operation of application products on the user side.

## - Reason

An analog input pin includes the capacitor for analog voltage comparison. Accordingly, when signals from signal source with high impedance are input to an analog input pin, charge and discharge noise generates. This may cause the A/D conversion precision to be worse.
(2) $A / D$ converter power source pin

The AVss pin is $A / D$ converter power source pins. Regardless of using the $A / D$ conversion function or not, connect it as following :

- AVss : Connect to the Vss line


## - Reason

If the AVss pin is opened, the microcomputer may have a failure because of noise or others.
(3) Clock frequency during $A / D$ conversion

The comparator consists of a capacity coupling, and a charge of the capacity will be lost if the clock frequency is too low. Thus, make sure the following during an $A / D$ conversion.

- $f($ XIN $)$ is 500 kHz or more
- Do not execute the STP instruction
(4) Difference between at 8 -bit reading in 10 -bit $A / D$ mode and at 8 -bit $A / D$ mode

At 8 -bit reading in the 10 -bit A/D mode, " $-1 / 2$ LSB" correction is not performed to the A/D conversion result.
In the 8-bit A/D mode, the A/D conversion characteristics is the same as 3802 group's characteristics because " $-1 / 2$ LSB" correction is performed.

### 2.8 D/A Converter

This paragraph explains the registers setting method and the notes relevant to the D/A converter.

### 2.8.1 Memory map



Fig. 2.8.1 Memory map of registers relevant to D/A converter

### 2.8.2 Relevant registers

## Port P3 direction register

b7 b6 b5 b4 b3 b2 b1 b0


Fig. 2.8.2 Structure of Port P5 direction register

## AD/DA control register



AD/DA control register (ADCON: address 003416)

| b | Name | Functions | At reset | R W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Analog input pin selection bits 1 | b2 b1 bo <br> 00 0: P6o/ANo or POo/AN8 00 1: P61/AN1 or P01/AN9 01 0: P62/AN2 or P02/AN10 01 1: P63/AN3 or $\mathrm{PO}_{3} / \mathrm{AN}_{11}$ 10 0: P64/AN4 or P04/AN12 10 1: P65/AN5 or P05/AN13 11 0: P66/AN6 or P06/AN14 11 1: P67/AN7 or P07/AN15 | 0 |  |
| 1 |  |  | 0 |  |
| 2 |  |  | 0 | 0 |
| 3 | AD conversion completion bit | 0: Conversion in progress <br> 1: Conversion completed | 1 | 0 |
| 4 | Analog input pin selection bit 2 | $\begin{aligned} & \text { 0: ANo to AN7 side } \\ & \text { 1: AN8 to AN15 side } \\ & \hline \end{aligned}$ | 0 | 0 |
| 5 | Nothing is arranged for this bit. This is a write disabled bit. When this bit is read out, the contents are " 0 ". |  | 0 | O $\times$ |
| 6 | DA1 output enable bit | 0: DA1 output disabled <br> 1: DA1 output enabled | 0 | 0 |
| 7 | DA2 output enable bit | 0: DA2 output disabled <br> 1: DA2 output enabled | 0 | 0 |

Fig. 2.8.3 Structure of AD/DA control register

## DAi conversion register



Fig. 2.8.4 Structure of DAi converter register

### 2.8.3 D/A converter application example

(1) Speaker output volume modulation

Outline: The volume of a speaker output is modulated by using D/A converter.
Specifications: •Timer $X$ modulates the period of sound for the pitch interval, so that a fixed pitch ("la": approx. 440 Hz ) can be output. Modulating the amplitude with the D/A output value controls the volume.
-Use $f\left(\right.$ Xin $\left.^{\prime}\right)=6 \mathrm{MHz}$.
-Use DA1 (P3o/DA1 pin) as D/A converter.
Figure 2.8 .5 shows a peripheral circuit example and Figure 2.8 .6 shows a speaker output example. Figure 2.8.7 shows the relevant registers setting.

3804 Group (Spec. H)


Fig. 2.8.5 Peripheral circuit example

Modulation of volume
(amplitude is set by D/A 1 output)


Fig. 2.8.6 Speaker output example


Analog voltage $\mathrm{V}=\frac{\text { VREF } \times \mathrm{n}}{256} \quad(\mathrm{n}=0$ to 255$)$


Timer XY mode register (TM) (address 002316 )

Timer X count: Start

Fig. 2.8.7 Relevant registers setting

When the registers are set as shown in Figure 2.8.7, the speaker output volume is modulated by the D/A output value. Figure 2.8 .8 shows the control procedure.



[^0]Fig. 2.8.8 Control procedure

### 2.8.4 Notes on D/A converter

(1) Vcc when using D/A converter

The D/A converter accuracy when Vcc is 4.0 V or less differs from that of when Vcc is 4.0 V or more. When using the D/A converter, we recommend using a Vcc of 4.0 V or more.
(2) DAi conversion register when not using D/A converter

When a $D / A$ converter is not used, set all values of the DAi conversion registers $(i=1,2)$ to " $000_{16}$ ". The initial value after reset is " 0016 ".

### 2.9 Watchdog timer

This paragraph explains the registers setting method and the notes relevant to the watchdog timer.

### 2.9.1 Memory map

## Address



Fig. 2.9.1 Memory map of registers relevant to watchdog timer

### 2.9.2 Relevant registers

Watchdog timer control register


Fig. 2.9.2 Structure of Watchdog timer control register

## CPU mode register



Fig. 2.9.3 Structure of CPU mode register

### 2.9.3 Watchdog timer application examples

(1) Detection of program runaway

Outline: If program runaway occurs, let the microcomputer reset, using the internal timer for detection of program runaway.

Specifications: •High-speed mode is used as a main clock division ratio.

- An underflow signal of the watchdog timer $L$ is supplied as the count source of watchdog timer H .
- 1 cycle of main routine is 65.536 ms or less.
-Before the watchdog timer H underflows, " 0 " is set into bit 7 of the watchdog timer control register at every cycle in a main routine.
- An underflow of watchdog timer H is judged to be program runaway, and the microcomputer is returned to the reset status.

Figure 2.9.4 shows a watchdog timer connection and division ratio setting; Figure 2.9 .5 shows the relevant registers setting; Figure 2.9 .6 shows the control procedure.


Fig. 2.9.4 Watchdog timer connection and division ratio setting


Fig. 2.9.5 Relevant registers setting


Fig. 2.9.6 Control procedure

### 2.9.4 Notes on watchdog timer

- Make sure that the watchdog timer H does not underflow while waiting Stop release, because the watchdog timer keeps counting during that term.
-When the STP instruction disable bit has been set to " 1 ", it is impossible to switch it to " 0 " by a program.


### 2.10 Reset

### 2.10.1 Connection example of reset IC



Fig. 2.10.1 Example of poweron reset circuit
Figure 2.10 .2 shows the system example which switches to the RAM backup mode by detecting a drop of the system power source voltage with the INT interrupt.


[^1]Fig. 2.10.2 RAM backup system

### 2.10.2 Notes on RESET pin

## Connecting capacitor

In case where the RESET signal rise time is long, connect a ceramic capacitor or others across the RESET pin and the Vss pin. Use a 1000 pF or more capacitor for high frequency use. When connecting the capacitor, note the following :

- Make the length of the wiring which is connected to a capacitor as short as possible.
- Be sure to verify the operation of application products on the user side.


## - Reason

If the several nanosecond or several ten nanosecond impulse noise enters the RESET pin, it may cause a microcomputer failure.

### 2.11 Clock generating circuit

This paragraph explains how to set the registers relevant to the clock generating circuit and describes an application example.

### 2.11.1 Relevant registers

CPU mode register


Fig. 2.11.1 Structure of CPU mode register

### 2.11.2 Clock generating circuit application example

(1) Status transition during power failure

Outline: The clock counts up every second by using the timer interrupt during a power failure.


Note: A signal is detected when input to input port, interrupt input pin, or analog input pin.

Fig. 2.11.2 Connection diagram

Specifications: •Reducing power dissipation as low as possible while maintaining clock function -Clock: $f\left(X_{\text {In }}\right)=8 \mathrm{MHz}, f\left(\mathrm{X}_{\mathrm{cIN}}\right)=32.768 \mathrm{kHz}$
-Port processing
Input port: Fixed to "H" or "L" level externally.
Output port: Fixed to output level that does not cause current flow to the external. (Example) Fix to "H" for an LED circuit that turns on at "L" output level.
I/O port: Input port $\rightarrow$ Fixed to "H" or "L" level externally.
Output port $\rightarrow$ Output of data that does not consume current
Vref pin: Terminate A/D conversion operation
Stop $\mathrm{V}_{\text {ref }}$ current dissipation by setting value of DAi conversion register to " $00_{16}$ ".

Figure 2.11 .3 shows the status transition diagram during power failure and Figure 2.11 .4 shows the setting of relevant registers.


Fig. 2.11.3 Status transition diagram during power failure


Notes 1: This setting is necessary only when selecting the high-speed mode.
2: When selecting the middle-speed mode, bit 6 is " 1 ".

Fig. 2.11.4 Setting of relevant registers

Control procedure: To prepare for a power failure, set the relevant registers in the order shown below.


Fig. 2.11.5 Control procedure

### 2.12 Standby function

The 3804 group (Spec. H) is provided with standby functions to stop the CPU by software and put the CPU into the low-power operation.
The following two types of standby functions are available.

- Stop mode using STP instruction
-Wait mode using WIT instruction


### 2.12.1 Stop mode

The stop mode is set by executing the STP instruction. In the stop mode, the oscillation of both clocks (XinXout, $X_{\text {cin }}-X_{\text {cout }}$ stop and the internal clock $\phi$ stops at the "H" level. The CPU stops and peripheral units stop operating. As a result, power dissipation is reduced.
(1) State in stop mode

Table 2.12.1 shows the state in the stop mode.

Table 2.12.1 State in stop mode

| Item | State in stop mode |
| :--- | :--- |
| Oscillation | Stopped. |
| CPU | Stopped. |
| Internal clock $\phi$ | Stopped at "H" level. |
| I/O ports P0-P6 | Retains the state at the STP instruction execution. |
| Timer | Stopped. (Timers I, 2, X, Y, Z) <br> However, Timers X, Y, Z can be operated in the event counter <br> mode. |
| PWM | Stopped. |
| Watchdog timer | Stopped. |
| Serial I/O1, Serial I/O2, Serial I/O3 | Stopped. |
| However, these can be operated only when an external clock |  |
| A/D converter | is selected. |
| D/A converter | Stopped. |

## (2) Release of stop mode

The stop mode is released by a reset input or by the occurrence of an interrupt request. Note the differences in the restoration process according to reset input or interrupt request, as described below.

## ■Restoration by reset input

The stop mode is released by holding the RESET pin to the "L" input level during the stop mode. Oscillation is started when all ports are in the input state and the stop mode of the main clock (XinXout) is released.
Oscillation is unstable when restarted. For this reason, time for stabilizing of oscillation (oscillation stabilizing time) is required. The input of the RESET pin should be held at the "L" level until oscillation stabilizes.
When the $\overline{R E S E T}$ pin is held at the "L" level for 16 cycles or more of $X_{\text {IN }}$ after the oscillation has stabilized, the microcomputer will go to the reset state. After the input level of the RESET pin is returned to " H ", the reset state is released in approximately 10.5 to 18.5 cycles of the Xin input.
Figure 2.12.1 shows the oscillation stabilizing time at restoration by reset input.
At release of the stop mode by reset input, the internal RAM retains its contents previous to the reset. However, the previous contents of the CPU register and SFR are not retained.
For more details concerning reset, refer to "2.10 Reset".


Fig. 2.12.1 Oscillation stabilizing time at restoration by reset input

## ©Restoration by interrupt request

The occurrence of an interrupt request in the stop mode releases the stop mode. As a result, oscillation is resumed. The interrupts available for restoration are:

- ${ }^{(N T}{ }_{0}-$ INT $_{4}$
-CNTR 0, CNTR $_{1}$, CNTR $_{2}$
-Serial I/O (1, 2, 3) using an external clock
-Timer X, Y, Z using an external event count
-SCL/SDA
However, when using any of these interrupt requests for restoration from the stop mode, in order to enable the selected interrupt, you must execute the STP instruction after setting the following conditions.
[Necessary register setting]
(1) Interrupt disable flag I = "0" (interrupt enabled)
(2) Timer 1 interrupt enable bit = "0" (interrupt disabled)
(3) Interrupt request bit of interrupt source to be used for restoration $=$ " 0 " (no interrupt request issued)
(4) Interrupt enable bit of interrupt source to be used for restoration =" 1 " (interrupts enabled)

For more details concerning interrupts, refer to " 2.2 Interrupts".
Oscillation is unstable when restarted. For this reason, time for stabilizing of oscillation (oscillation stabilizing time) is required. For restoration by an interrupt request, waiting time prior to supplying internal clock $\phi$ to the CPU is automatically generated ${ }^{* 2}$ by Prescaler 12 and Timer $1^{* 1}$. This waiting time is reserved as the oscillation stabilizing time on the system clock side. The supply of internal clock $\phi$ to the CPU is started at the Timer 1 underflow.

Figure 2.12.2 shows an execution sequence example at restoration by the occurrence of an $\mathrm{INT}_{0}$ interrupt request.
*1: If the STP instruction is executed when the oscillation stabilizing time set after STP instruction released bit is " 0 ", " $\mathrm{FF}_{16}$ " and " $01_{16}$ " are automatically set in the Prescaler 12 counter/latch and Timer 1 counter/latch, respectively. When the oscillation stabilizing time set after STP instruction released bit is " 1 ", nothing is automatically set to either Prescaler 12 or Timer 1. For this reason, any suitable value can be set to Prescaler 12 and Timer 1 for the oscillation stabilizing time.
*2: Immediately after the oscillation is started, the count source is supplied to the prescaler 12 so that a count operation is started.
-When restoring microcomputer from stop mode by INTo interrupt
(oscillation stabilizing time set after STP instruction released bit = " 0 ", rising edge selected)


Note: The count source set at STP instruction execution is connected as the prescaler 12 count source.

Fig. 2.12.2 Execution sequence example at restoration by occurrence of $\mathrm{INT}_{0}$ interrupt request
(3) Notes on using stop mode

## ■Register setting

Since values of the prescaler 12 and Timer 1 are automatically reloaded when returning from the stop mode, set them again, respectively. (When the oscillation stabilizing time set after STP instruction released bit is " 0 ")

## ■Clock restoration

After restoration from the stop mode to the normal mode by an interrupt request, the contents of the CPU mode register previous to the STP instruction execution are retained. Accordingly, if both main clock and sub clock were oscillating before execution of the STP instruction, the oscillation of both clocks is resumed at restoration.
In the above case, when the main clock side is set as a system clock, the oscillation stabilizing time until the timer 1 underflow is reserved at restoration from the stop mode.
When the oscillation stabilizing time set after STP instruction released bit is " 0 ", the time for 512 counts of the count source become the oscillation stabilizing time. When the oscillation stabilizing time set after STP instruction released bit is "1", an arbitrarily count value set to the prescaler 12 and the timer 1 become the oscillation stabilizing time.
At this time, note that the oscillation on the sub clock side may not be stabilized even after the lapse of the oscillation stabilizing time of the main clock side.

### 2.12.2 Wait mode

The wait mode is set by execution of the WIT instruction. In the wait mode, oscillation continues, but the internal clock $\phi$ stops at the "H" level.
The CPU stops, but most of the peripheral units continue operating.

## (1) State in wait mode

The continuation of oscillation permits clock supply to the peripheral units. Table 2.12 .2 shows the state in the wait mode.

Table 2.12.2 State in wait mode

| Item | State in wait mode |
| :--- | :--- |
| Oscillation | Operating. |
| CPU | Stopped. |
| Internal clock $\phi$ | Stopped at "H" level. |
| I/O ports P0-P6 | Retains the state at the WIT instruction execution. |
| Timer | Operating. |
| PWM | Operating. |
| Watchdog timer | Operating. |
| Serial I/O1, Serial I/O2, Serial I/O3 | Operating. |
| $I^{2} \mathrm{C}-$ BUS interface | Stopped. |
| A/D converter | Operating. |
| D/A converter | Retains output voltage. |

## (2) Release of wait mode

The wait mode is released by reset input or by the occurrence of an interrupt request. Note the differences in the restoration process according to reset input or interrupt request, as described below.
In the wait mode, oscillation is continued, so an instruction can be executed immediately after the wait mode is released.

## -Restoration by reset input

The wait mode is released by holding the input level of the $\overline{R E S E T}$ pin at " $L$ " in the wait mode. Upon release of the wait mode, all ports are in the input state, and supply of the internal clock $\phi$ to the CPU is started. To reset the microcomputer, the RESET pin should be held at an "L" level for 16 cycles or more of $\mathrm{X}_{\mathrm{IN}}$. The reset state is released in approximately 10.5 cycles to 18.5 cycles of the $X_{\text {Is }}$ input after the input of the RESET pin is returned to the " H " level.
At release of wait mode, the internal RAM retains its contents previous to the reset. However, the previous contents of the CPU register and SFR are not retained.
Figure 2.12 .3 shows the reset input time.
For more details concerning reset, refer to "2.10 Reset".


Fig. 2.12.3 Reset input time

## ■Restoration by interrupt request

In the wait mode, the occurrence of an interrupt request releases the wait mode and supply of the internal clock $\phi$ to the CPU is started. At the same time, the interrupt request used for restoration is accepted, so the interrupt processing routine is executed.
However, when using an interrupt request for restoration from the wait mode, in order to enable the selected interrupt, you must execute the STP instruction after setting the following conditions.
[Necessary register setting]
(1) Interrupt disable flag $I=$ "0" (interrupt enabled)
(2) Interrupt request bit of interrupt source to be used for restoration $=$ " 0 " (no interrupt request issued)
(3) Interrupt enable bit of interrupt source to be used for restoration ="1" (interrupts enabled)

For more details concerning interrupts, refer to "2.2 Interrupts".

## (3) Notes on wait mode

## ■Clock restoration

If the wait mode is released by a reset when $X_{\text {CIN }}$ is set as the system clock and $X_{\text {In }}$ oscillation is stopped during execution of the WIT instruction, $X_{\text {CIN }}$ oscillation stops, Xin oscillations starts, and $\mathrm{X}_{\mathrm{IN}}$ is set as the system clock.
In the above case, the RESET pin should be held at " L " until the oscillation is stabilized.

### 2.13 Flash memory mode

This paragraph explains the registers setting method and the notes relevant to the flash memory mode of M38049FFHSP/FP/HP/KP.

### 2.13.1 Overview

The functions of the flash memory version are similar to those of the mask ROM version except that the flash memory is built-in and some of the SFR area differ from that of the mask ROM version (refer to "2.13.2 Memory map").
In the flash memory version, the built-in flash memory can be programmed or erased by using the following three modes.

- CPU rewrite mode
- Parallel I/O mode
- Standard serial I/O mode


### 2.13.2 Memory map

M38049FFHSP/FP/HP/KP have 60 Kbytes of built-in flash memory.
Figure 2.13 .1 shows the memory map of the flash memory version.


Fig. 2.13.1 Memory map of M38049FFHSP/FP/HP/KP

### 2.13.3 Relevant registers


Fig. 2.13.2 Memory map of registers relevant to flash memory

Flash memory control register 0


Notes 1: For this bit to be set to " 1 ", the user needs to write a " 0 " and then a " 1 " to it in succession. For this bit to be set to " 0 ", write " 0 " only to this bit.
2: This bit can be written only when the CPU rewrite mode select bit is " 1 ".
3: Effective only when the CPU rewrite mode select bit = " 1 ". Fix this bit to " 0 " when the CPU rewrite mode select bit is " 0 ".
4: When setting this bit to " 1 " (when the control circuit of flash memory is reset), the flash memory cannot be accessed for $10 \mu \mathrm{~s}$.
5: Write to this bit from program on RAM.

Fig. 2.13.3 Structure of Flash memory control register 0

Flash memory control register 1


Notes 1: For this bit to be set to " 1 ", the user needs to write a " 0 " and then a " 1 " to it in succession.
2: Only when the erase suspend bit is " 1 ", this bit is valid.
Fig. 2.13.4 Structure of Flash memory control register 1

Flash memory control register 2


Notes 1: For this bit to be set to " 1 ", the user needs to write a " 0 " and then a " 1 " to it in succession.
2: Effective only when the CPU rewrite mode select bit = " 1 ".
Fig. 2.13.5 Structure of Flash memory control register 2

### 2.13.4 Parallel I/O mode

In the parallel I/O mode, program/erase to the built-in flash memory can be performed by a flash memory programmer (EFP-I etc.).
The memory area of program/erase is from OF000 ${ }_{16}$ to 0 FFFF 16 (boot ROM area) or from $01000_{16}$ to 0FFFF $_{16}$ (user ROM area). Be especially careful when erasing; if the memory area is not set correctly, the products will be damaged eternally.
Table 2.13 .1 shows the parallel unit when programming by EFP-I in the parallel I/O mode.
-EFP-I provided by Suisei Electronics System Co., Ltd. (http://www.suisei.co.jp/index_e.htm)
(product available in Asia and Oceania only)
Table 2.13.1 Parallel unit when parallel programming (when using EFP-I provided by Suisei Electronics System Co., Ltd.)


### 2.13.5 Standard serial I/O mode

Table 2.13 .2 shows a pin connection example ( 4 wires) between the programmer (EFP-I; Serial unit EF1SRP-01U is required additionally) and the microcomputer when programming in the standard serial I/O mode 1.
-EFP-I provided by Suisei Electronics System Co., Ltd. (http://www.suisei.co.jp/index_e.htm) (product available in Asia and Oceania only)

Table 2.13.2 Connection example to programmer when serial programming (4 wires)

| Function | EFP-I (EF1SRP-01U) |  | Flash memory version |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Signal name | $\begin{gathered} \text { EF1RP-01U side } \\ \text { connector Line number } \end{gathered}$ | Pin name | M38049FFHSP pin number | M38049FFHSP pin number |
| Transfer clock input | T_SCLK | 9 | P46/Sclk ${ }^{1}$ | 21 | 13 |
| Serial data input | T_TXD | 10 | $\mathrm{P} 44 / \mathrm{RxD}{ }_{1}$ | 23 | 15 |
| Serial data output | T_RXD | 11 | P45/TxD ${ }_{1}$ | 22 | 14 |
| Transmit/Receive enable output | T_BUSY | 12 | $\mathrm{P} 47 / \overline{\mathrm{SDVY}_{1}} / \mathrm{CNTR}_{2}$ | 20 | 12 |
| "H" input | T_VPP | 3 | CNV ${ }_{\text {ss }}$ | 26 | 18 |
| Reset input | T_RESET | 14 | $\overline{\text { RESET }}$ (Note 1) | 27 | 19 |
| Target board power source monitor input | T_VDD (Note 2) | 4 | Vcc (Note 2) | 1 | 57 |
| GND | GND (Note 3) | 1, 2, 15, 16 | Vss, AVss (Note 3) | 32, 3 | 24, 59 |

Notes 1: Since reset release after write verification is not performed, when operating MCU after writing, separate a target connection cable.
2: Supply Vcc of EFP-I side from user side so that the power supply voltage of the output buffer used by the EFP-I side becomes the same as user side power supply voltage (Vcc).
3: Four pins (No. 1, 2, 15, and 16) of the EF1SRP-01U side connector are prepared for GND signal. When connecting with a target board, although connection of only one pin does not have a problem, we recommend connecting with two or more pins.

### 2.13.6 CPU rewrite mode

In the CPU rewrite mode, issuing software commands through the Central Processing Unit (CPU) can rewrite the built-in flash memory. Accordingly, the contents of the built-in flash memory can be rewritten with the microcomputer itself mounted on board, without using the programmer.
Store the rewrite control program to the built-in flash memory in advance. The built-in flash memory cannot be read in the CPU rewrite mode. Accordingly, after transferring the rewrite control program to RAM, execute it on the RAM.
The following commands can be used in the CPU rewrite mode: read array, read status register, clear status register, program, and block erase. For details concerning each command, refer to "CHAPTER 1 Flash memory mode (CPU rewrite mode)".

## (1) CPU rewrite mode beginning/release procedures

Operation procedure in the CPU rewrite mode for the built-in flash memory is described below.

## [Beginning procedure]

(1) Apply "H" to the CNV ss pin and $\mathrm{P} 45 / \mathrm{Tx}_{1} \mathrm{D}_{1}$ pin (at selecting boot ROM area).
(2) Release reset.
(3) Set bits 6 and 7 (main clock division ratio selection bits) of the CPU mode register. (Make sure that system clock $\phi$ is less than 4.0 MHz .)
(4) After CPU rewrite mode control program is transferred to internal RAM, jump to this control program on RAM. (The following operations are controlled by this control program).
(5) Set "1" to the CPU rewrite mode select bit (bit 1 of address 0FFE ${ }_{16}$ ).

For this bit to be set to " 1 ", the user needs to write " 0 " and then " 1 " to it in succession.
(6) Set "1" to the all user block E/W enable bit (bit 4 of address OFE2 ${ }_{16}$ ). Set the 8 KB user block E/W enable bit. (Set to " 0 " when $E / W$ is disabled, and set to " 1 " when $E / W$ is enabled.)*
*For these bits to be set to " 1 ", the user needs to write " 0 " and then " 1 " to those in succession.
(7) Flash memory operations are executed by using software commands.

Note 1: The following procedures are also necessary.

- Control for data which is input from the external (serial I/O etc.) and to be programmed to the flash memory.
- Initial setting for ports, etc.
- Writing to the watchdog timer


## [Release procedure]

(1) Execute the read array command.
(2) In order to disable E/W to the user ROM area (except for data block), set " 0 " to the all user block E/ W enable bit (bit 4 of $0 F E 2_{16}$ ) and the 8 KB user block E/W enable bit (bit 2 of $0 \mathrm{FE} 0_{16}$ ) (Note 2).
(3) Set the CPU rewrite mode select bit (bit 1 of address $0 F F E_{16}$ ) to " 0 ".
(4) Jump from the CPU rewriting control program on RAM to the user program on the flash memory.

Note 2: Although E/W inhibition is not indispensable, the safety of system improves by disabling E/W except the time of E/W execution.

Also, execute the following processing before the CPU reprogramming mode is selected so that interrupts will not occur during the CPU reprogramming mode.

- Set the interrupt disable flag (I) to "1"

When the watchdog timer has already started, write to the watchdog timer control register (address $001 \mathrm{E}_{16}$ ) periodically during the CPU reprogramming mode in order not to generate the reset by the underflow of the watchdog timer H .
During the program or erase execution, watchdog timer is automatically cleared. Accordingly, the inernal reset by underflow does not occur.
When the interrupt request or reset occurs in the CPU reprogramming mode, the microcomputer enters the following state;

- Interrupt occurs

This may cause a program runaway because the read from the flash memory which has the interrupt vector area cannot be performed.

- Underflow of watchdog timer H , reset

This may cause a microcomputer reset; the built-in flash memory control circuit and the flash memory control register are reset. When reset state is released with CNVss = "H" and P45/TxD ${ }_{1}=$ " H ", CPU starts in the boot mode.
Also, when the above interrupt and reset occur during program/erase, error data may still exist after reset release because the reprogramming of the flash memory is not completed, so that reprogramming of the flash memory in the parallel I/O mode or serial I/O mode is required.

### 2.13.7 Flash memory mode application examples

The control pin processing example on the system board in the standard serial I/O mode and the control example in the CPU rewrite mode are described below.
(1) Control pin connection example on system board in standard serial I/O mode

As shown in Figure 2.13.6, in the standard serial I/O mode, the built-in flash memory can be rewritten with the microcomputer mounted on board. Connection examples of control pins (P44/RxD, P45/TxD,
 below.


Fig. 2.13.6 Rewrite example of built-in flash memory in standard serial I/O mode
(1) When control signals are not affected to user system circuit

When the control signals in the standard serial I/O mode are not used or not affected to the user system circuit, they can be connected as shown in Figure 2.13.7.


Fig. 2.13.7 Connection example in standard serial I/O mode (1)
When control signals are affected to user system circuit-1
Figure 2.13 .8 shows an example that the jumper switch cut-off the control signals not to supply to the user system circuit in the standard serial I/O mode.


Fig. 2.13.8 Connection example in standard serial I/O mode (2)
(3) When control signals are affected to user system circuit-2

Figure 2.13 .9 shows an example that the analog switch ( 74 HC 4066 ) cut-off the control signals not to supply to the user system circuit in the standard serial I/O mode.

*: It is necessary to apply Vcc to Sclk1 (P46) pin only when reset is released in the serial I/O mode 1. It is necessary to apply Vss to ScLk1 (P46) pin only when reset is released in the serial I/O mode 2.

Fig. 2.13.9 Connection example in standard serial I/O mode (3)
(2) Control pin termination example in CPU rewrite mode

In this example, data is received by using serial I/O, and the data is programmed to the built-in flash memory in the CPU rewrite mode.
Figure 2.13 .10 shows an example of the reprogramming system for the built-in flash memory in the CPU rewrite mode. For the CPU rewrite mode beginning/release method, refer to "2.13.6 CPU rewrite mode."


Fig. 2.13.10 Example of rewrite system for built-in flash memory in CPU rewrite mode (single-chip mode)

### 2.13.8 Notes on CPU rewrite mode

(1) Operation speed

During CPU rewrite mode, set the system clock $\phi 4.0 \mathrm{MHz}$ or less using the main clock division ratio selection bits (bits 6 and 7 of address 003B ${ }_{16}$ ).
(2) Instructions inhibited against use

The instructions which refer to the internal data of the flash memory cannot be used during the CPU rewrite mode.
(3) Interrupts inhibited against use

The interrupts cannot be used during the CPU rewrite mode because they refer to the internal data of the flash memory.
(4) Watchdog timer

In case of the watchdog timer has been running already, the internal reset generated by watchdog timer underflow does not happen, because of watchdog timer is always clearing during program or erase operation.
(5) Reset

Reset is always valid. In case of CNV ss $=$ " H " when reset is released, boot mode is active. So the program starts from the address contained in address FFFC $_{16}$ and FFFD $_{16}$ in boot ROM area.

## CHAPTER 3

## APPENDIX

3.1 Electrical characteristics
3.2 Standard characteristics
3.3 Notes on use
3.4 Countermeasures against noise
3.5 List of registers
3.6 Package outline
3.7 Machine instructions
3.8 List of instruction code
3.9 SFR memory map
3.10 Pin configurations

### 3.1 ELECTRICAL CHARACTERISTICS

### 3.1.1 Absolute maximum ratings

Table 3.1.1 Absolute maximum ratings

| Symbol | Parameter | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Power source voltages | All voltages are based on Vss. Output transistors are cut off. | -0.3 to 6.5 | V |
| VI | Input voltage $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27$, <br>  $\mathrm{P} 30, \mathrm{P} 31, \mathrm{P} 34-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47$, <br>  $\mathrm{P} 50-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67, \mathrm{VREF}$ |  | -0.3 to Vcc +0.3 | V |
| VI | Input voltage P32, P33 |  | -0.3 to 5.8 | V |
| VI | Input voltage RESET, XIN |  | -0.3 to Vcc +0.3 | V |
| VI | Input voltage CNVss |  | -0.3 to Vcc +0.3 | V |
| Vo | Output voltage $\mathrm{P} 00-\mathrm{P} 07, \mathrm{P} 10-\mathrm{P} 17, \mathrm{P} 20-\mathrm{P} 27$, $\mathrm{P} 30, \mathrm{P} 31, \mathrm{P} 34-\mathrm{P} 37, \mathrm{P} 40-\mathrm{P} 47$, $\mathrm{P} 50-\mathrm{P} 57, \mathrm{P} 60-\mathrm{P} 67, \mathrm{Xout}$ |  | -0.3 to Vcc +0.3 | V |
| Vo | Output voltage P32, P33 |  | -0.3 to 5.8 | V |
| Pd | Power dissipation | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | 1000 (Note) | mW |
| Topr | Operating temperature |  | -20 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | -65 to 125 | ${ }^{\circ} \mathrm{C}$ |

Note: This value is 300 mW except SP package.

### 3.1.2 Recommended operating conditions

Table 3.1.2 Recommended operating conditions (1)
( $\mathrm{Vcc}=2.7$ to 5.5 V , Vss $=0 \mathrm{~V}, \mathrm{Ta}=\mathbf{- 2 0}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)


Notes 1: When using A/D converter, see A/D converter recommended operating conditions.
2: The start voltage and the start time for oscillation depend on the using oscillator, oscillation circuit constant value and operating temperature range, etc.. Particularly a high-frequency oscillator might require some notes in the low voltage operation.

Table 3.1.3 Recommended operating conditions (2)
( $\mathrm{Vcc}=2.7$ to 5.5 V , $\mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=\mathbf{- 2 0}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| f(XIN) | Main clock input oscillation frequency (Note 1) | High-speed mode$f(\phi)=f(X I N) / 2$ | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ |  |  | $\frac{(9 \times V C c-0.3) \times 1.05}{3}$ | MHz |
|  |  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ |  |  | $\frac{(24 \times \mathrm{Vcc}-60) \times 1.05}{3}$ | MHz |
|  |  |  | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |  |  | 16.8 | MHz |
|  |  | Middle-speed mode$f(\phi)=f(X I N) / 8$ | $2.7 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ |  |  | $\frac{(15 \times V c c+39) \times 1.1}{7}$ | MHz |
|  |  |  | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ |  |  | 16.8 | MHz |
| $\mathrm{f}(\mathrm{XCIN})$ | Sub-clock input oscillation frequency (Notes 1, 2) |  |  |  | 32.768 | 50 | kHz |

Notes 1: When the oscillation frequency has a duty cycle of $50 \%$.
2: When using the microcomputer in low-speed mode, set the sub-clock input oscillation frequency on condition that $f($ XCIN $)<f($ XIN $) / 3$.

Table 3．1．4 Recommended operating conditions（3）
（ $\mathrm{Vcc}=2.7$ to 5.5 V ， $\mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=\mathbf{- 2 0}$ to $85^{\circ} \mathrm{C}$ ，unless otherwise noted）

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min． | Typ． | Max． |  |
| $\Sigma \mathrm{IOH}$（peak） | ＂H＂total peak output current | P00－P07，P10－P17，P20－P27，P30，P31，P34－P37（Note 1） |  |  | －80 | mA |
| $\Sigma \mathrm{IOH}$（peak） | ＂H＂total peak output current | P40－P47，P50－P57，P60－P67（Note 1） |  |  | －80 | mA |
| ミlOL（peak） | ＂L＂total peak output current | P00－P07，P10－P17，P30－P37（Note 1） |  |  | 80 | mA |
| ミlOL（peak） | ＂L＂total peak output current | P20－P27（Note 1） |  |  | 80 | mA |
| ミlOL（peak） | ＂L＂total peak output current | P40－P47，P50－P57，P60－P67（Note 1） |  |  | 80 | mA |
| $\Sigma \mathrm{IOH}(\mathrm{avg})$ | ＂H＂total average output current | P00－P07，P10－P17，P20－P27，P30，P31，P34－P37（Note 1） |  |  | －40 | mA |
| ElOH（avg） | ＂H＂total average output current | P40－P47，P50－P57，P60－P67（Note 1） |  |  | －40 | mA |
| ElOL（avg） | ＂L＂total average output current | P00－P07，P10－P17，P30－P37（Note 1） |  |  | 40 | mA |
| EloL（avg） | ＂L＂total average output current | P20－P27（Note 1） |  |  | 40 | mA |
| ElOL（avg） | ＂L＂total average output current | P40－P47，P50－P57，P60－P67（Note 1） |  |  | 40 | mA |
| IOH （peak） | ＂H＂peak output current | $\begin{aligned} & \hline \text { P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, } \\ & \text { P40-P47, P50-P57, P60-P67 (Note 2) } \end{aligned}$ |  |  | －10 | mA |
| IOL（peak） | ＂L＂peak output current | $\begin{aligned} & \text { P00-P07, P10-P17, P30-P37, P40-P47, P50-P57, } \\ & \text { P60-P67 (Note 2) } \end{aligned}$ |  |  | 10 | mA |
| IOL（peak） | ＂L＂peak output current | P20－P27（Note 2） |  |  | 20 | mA |
| IOH（avg） | ＂H＂average output current | $\begin{aligned} & \text { P00-P07, P10-P17, P20-P27, P30, P31, P34-P37, } \\ & \text { P40-P47, P50-P57, P60-P67 (Note 3) } \end{aligned}$ |  |  | －5 | mA |
| IOL（avg） | ＂L＂average output current | $\begin{aligned} & \text { P00-P07, P10-P17, P30-P37, P40-P47, P50-P57, } \\ & \text { P60-P67 (Note 3) } \end{aligned}$ |  |  | 5 | mA |
| IOL（avg） | ＂L＂average output current | P20－P27（Note 3） |  |  | 10 | mA |

Notes 1：The total output current is the sum of all the currents flowing through all the applicable ports．The total average current is an aver－ age value measured over 100 ms ．The total peak current is the peak value of all the currents．
2：The peak output current is the peak current flowing in each port．
3：The average output current $\operatorname{lOL}(a v g), \mathrm{IOH}(\mathrm{avg})$ are average value measured over 100 ms ．

### 3.1.3 Electrical characteristics

Table 3.1.5 Electrical characteristics (1)
( $\mathrm{Vcc}=\mathbf{2 . 7}$ to 5.5 V , $\mathrm{Vss}=\mathbf{0 V}, \mathrm{Ta}=\mathbf{- 2 0}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | $\begin{aligned} & \text { "H" output voltage } \\ & \text { P00-P07, P10-P17, P20-P27, } \\ & \text { P30, P31, P34-P37, P40-P47, } \\ & \text { P50-P57, P60-P67 (Note 1) } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{IOH}=-10 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ | Vcc-2.0 |  |  | V |
|  |  | $\begin{aligned} & \mathrm{IOH}=-1.0 \mathrm{~mA} \\ & \mathrm{VCC}=1.8 \text { to } 5.5 \mathrm{~V} \end{aligned}$ | Vcc-1.0 |  |  | V |
| Vol | $\begin{aligned} & \hline \text { "L" output voltage } \\ & \text { P00-P07, P10-P17, P20-P27, } \\ & \text { P30-P37, P40-P47, P50-P57, } \\ & \text { P60-P67 } \end{aligned}$ | $\begin{aligned} & \mathrm{IOL}=10 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 2.0 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=1.6 \mathrm{~mA} \\ & \mathrm{VCC}=1.8 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 1.0 | V |
| Vol | "L" output voltage P20-P27 | $\begin{aligned} & \mathrm{IOL}=20 \mathrm{~mA} \\ & \mathrm{VCC}=4.0 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 2.0 | V |
|  |  | $\begin{aligned} & \mathrm{IOL}=1.6 \mathrm{~mA} \\ & \mathrm{VCC}=1.8 \text { to } 5.5 \mathrm{~V} \end{aligned}$ |  |  | 0.4 | V |
| VT+-VT- | Hysteresis <br> CNTRo, CNTR1, CNTR2, <br> INT0-INT4 |  |  | 0.4 |  | V |
| V ${ }_{\text {+ }}$ - $\mathrm{V}^{\text {- }}$ | Hysteresis <br> RxD1, Sclk1, Sin2, Sclk2, RxD3, ScLK3 |  |  | 0.5 |  | V |
| VT+-VT- | Hysteresis RESET |  |  | 0.5 |  | V |
| IIH | "H" input current P00-P07, P10-P17, P20-P27, P30-P37, P40-P47, P50-P57, P60-P67 | $\mathrm{VI}=\mathrm{Vcc}$ <br> (Pin floating. Pull-up transistors "off") |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current RESET, CNVss | $\mathrm{VI}=\mathrm{VCC}$ |  |  | 5.0 | $\mu \mathrm{A}$ |
| IIH | "H" input current XIN | $\mathrm{VI}=\mathrm{Vcc}$ |  | 4.0 |  | $\mu \mathrm{A}$ |
| IIL | $\begin{aligned} & \text { "L" input current } \\ & \text { P00-P07, P10-P17, P20-P27, } \\ & \text { P30-P37, P40-P47, P50-P57, } \\ & \text { P60-P67 } \end{aligned}$ | $\mathrm{VI}=\mathrm{VsS}$ <br> (Pin floating. Pull-up transistors "off") |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current RESET,CNVss | $\mathrm{VI}=\mathrm{VSS}$ |  |  | -5.0 | $\mu \mathrm{A}$ |
| IIL | "L" input current XIN | $\mathrm{VI}=\mathrm{VSS}$ |  | -4.0 |  | $\mu \mathrm{A}$ |
| IIL | "L" input current (at Pull-up) P00-P07, P10-P17, P20-P27, | $\begin{aligned} & \mathrm{VI}=\mathrm{Vss} \\ & \mathrm{Vcc}=5.0 \mathrm{~V} \end{aligned}$ | -80 | -210 | -420 | $\mu \mathrm{A}$ |
|  | $\begin{aligned} & \text { P30, P31, P34-P37, P40-P47, } \\ & \text { P50-P57, P60-P67 } \end{aligned}$ | $\begin{aligned} & \mathrm{VI}=\mathrm{VSS} \\ & \mathrm{VCC}=3.0 \mathrm{~V} \end{aligned}$ | -30 | -70 | -140 | $\mu \mathrm{A}$ |
| Vram | RAM hold voltage | When clock stopped | 1.8 |  | Vcc | V |

Note 1: P35 is measured when the P35/TxD3 P-channel output disable bit of the UART3 control register (bit 4 of address 003316) is " 0 ". $P 45$ is measured when the P45/TxD1 P-channel output disable bit of the UART1 control register (bit 4 of address 001B16) is " 0 ".

Table 3.1.6 Electrical characteristics (2)
( $\mathrm{Vcc}=2.7$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}, \mathrm{f}(\mathrm{XCIN})=32.768 \mathrm{kHz}$ (Stoped in middle-speed mode), Output transistors "off", AD converter not operated)

| Symbol | Parameter | Test conditions |  |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Typ. | Max. |  |
| IcC | Power source current | High-speed mode | $\mathrm{Vcc}=5 \mathrm{~V}$ | $\mathrm{f}(\mathrm{XIN})=16.8 \mathrm{MHz}$ |  | 5.5 | 8,3 | mA |
|  |  |  |  | $\mathrm{f}(\mathrm{XIN})=12.5 \mathrm{MHz}$ |  | 4.5 | 6.8 | mA |
|  |  |  |  | $\mathrm{f}(\mathrm{XIN})=8.4 \mathrm{MHz}$ |  | 3.5 | 5.3 | mA |
|  |  |  |  | $\mathrm{f}(\mathrm{XIN})=4.2 \mathrm{MHz}$ |  | 2.2 | 3.3 | mA |
|  |  |  |  | $\mathrm{f}(\mathrm{XIN})=16.8 \mathrm{MHz}$ (in WIT state) |  | 2.2 | 3.3 | mA |
|  |  |  | $\mathrm{Vcc}=3 \mathrm{~V}$ | $\mathrm{f}(\mathrm{XIN})=8.4 \mathrm{MHz}$ |  | 2.7 | 4.1 | mA |
|  |  |  |  | $\mathrm{f}(\mathrm{XIN})=4.2 \mathrm{MHz}$ |  | 1.8 | 2.7 | mA |
|  |  |  |  | $\mathrm{f}(\mathrm{XIN})=2.1 \mathrm{MHz}$ |  | 1.1 | 1.7 | mA |
|  |  | Middle-speed mode | $\mathrm{VcC}=5 \mathrm{~V}$ | $\mathrm{f}(\mathrm{XIN})=16.8 \mathrm{MHz}$ |  | 3.0 | 4.5 | mA |
|  |  |  |  | $\mathrm{f}(\mathrm{XIN})=12.5 \mathrm{MHz}$ |  | 2.4 | 3.6 | mA |
|  |  |  |  | $\mathrm{f}(\mathrm{XIN})=8.4 \mathrm{MHz}$ |  | 2.0 | 3.0 | mA |
|  |  |  |  | $\mathrm{f}(\mathrm{XIN})=16.8 \mathrm{MHz}$ (in WIT state) |  | 2.1 | 3.2 | mA |
|  |  |  | $\mathrm{Vcc}=3 \mathrm{~V}$ | $\mathrm{f}(\mathrm{XIN})=12.5 \mathrm{MHz}$ |  | 1.7 | 2.6 | mA |
|  |  |  |  | $\mathrm{f}(\mathrm{XIN})=8.4 \mathrm{MHz}$ |  | 1.5 | 2.3 | mA |
|  |  |  |  | $\mathrm{f}(\mathrm{XIN})=6.3 \mathrm{MHz}$ |  | 1.3 | 2.0 | mA |
|  |  | Low-speed mode | $\mathrm{Vcc}=5 \mathrm{~V}$ | $\mathrm{f}(\mathrm{XIN})=$ stopped |  | 410 | 630 | $\mu \mathrm{A}$ |
|  |  |  |  | In WIT state |  | 4.5 | 6.8 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{VcC}=3 \mathrm{~V}$ | $\mathrm{f}(\mathrm{XIN})=$ stopped |  | 400 | 600 | $\mu \mathrm{A}$ |
|  |  |  |  | In WIT state |  | 3.7 | 5.6 | $\mu \mathrm{A}$ |
|  |  | In STP state (All oscillation stopped) |  | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | 0.55 | 3.0 | $\mu \mathrm{A}$ |
|  |  |  |  | $\mathrm{Ta}=85^{\circ} \mathrm{C}$ |  | 0.75 |  | $\mu \mathrm{A}$ |
|  |  | Increment when A/D conversion is executed |  | $\mathrm{f}(\mathrm{XIN})=16.8 \mathrm{MHz}, \mathrm{Vcc}=5 \mathrm{~V}$ In Middle-, high-speed mode |  | 1000 |  | $\mu \mathrm{A}$ |

### 3.1.4 A/D converter characteristics

Table 3.1.7 A/D converter recommended operating conditions
(Vcc = 2.7 to 5.5 V , Vss = AVss = $0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vcc | Power source voltage (When A/D converter is used) | 8-bit A/D mode (Note 1) | 2.7 | 5.0 | 5.5 | V |
|  |  | 10-bit A/D mode (Note 2) | 2.7 | 5.0 | 5.5 |  |
| VREF | Analog reference voltage |  | 2.0 |  | Vcc | V |
| AVss | Analog power source voltage |  |  | 0 |  | V |
| VIA | Analog input voltage |  | 0 |  | Vcc | V |
| f (XIN) | Main clock oscillation frequency (When A/D converter is used) | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 0.5 |  | $\frac{(9 \times V \mathrm{Vc}-0.3) \times 1.05}{3}$ | MHz |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 0.5 |  | $\frac{(24 \times \mathrm{Vcc}-60) \times 1.05}{3}$ |  |
|  |  | $4.5 \leq \mathrm{VCC} \leq 5.5 \mathrm{~V}$ | 0.5 |  | 16.8 |  |

Note 1: 8-bit A/D mode: When the conversion mode selection bit (bit 7 of address 003816) is " 1 ".
2: 10-bit A/D mode: When the conversion mode selection bit (bit 7 of address 003816) is " 0 ".

Table 3.1.8 A/D converter characteristics
(Vcc = 2.7 to 5.5 V , Vss = AVss $=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

|  | Parameter | Test conditions |  |  | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol |  |  |  | Min. | Typ. | Max. |  |
| - | Resolution | 8-bit A/D mode (Note 1) |  |  |  | 8 | bit |
|  |  | 10-bit A/D mode (Note 2) |  |  |  | 10 |  |
| - | Absolute accuracy <br> (excluding quantization error) | 8-bit A/D mode (Note 1) | $2.7 \leq$ VREF $\leq 5.5 \mathrm{~V}$ |  |  | $\pm 2$ | LSB |
|  |  | 10-bit A/D mode (Note 2) | $2.7 \leq$ VREF $\leq 5.5 \mathrm{~V}$ |  |  | $\pm 4$ |  |
| tconv | Conversion time | 8-bit A/D mode (Note 1) |  |  |  | 50 | 2tc(XIN) |
|  |  | 10-bit A/D mode (Note 2) |  |  |  | 61 |  |
| RLadder | Ladder resistor |  |  | 12 | 35 | 100 | $\mathrm{k} \Omega$ |
| IVREF | Reference power ${ }^{\text {at A/D converter operated }}$ | VREF $=5.0 \mathrm{~V}$ |  | 50 | 150 | 200 | $\mu \mathrm{A}$ |
|  | Reference power source input current | $V \mathrm{REF}=5.0 \mathrm{~V}$ |  |  |  | 5 | $\mu \mathrm{A}$ |
| II(AD) | A/D port inout current |  |  |  |  | 5 | $\mu \mathrm{A}$ |

Note 1: 8 -bit A/D mode: When the conversion mode selection bit (bit 7 of address 003816) is " 1 ".
2: 10 -bit A/D mode: When the conversion mode selection bit (bit 7 of address 003816 ) is " 0 ".

### 3.1.5 D/A converter characteristics

Table 3.1.9 D/A converter characteristics
(VCC = 2.7 to 5.5 V, VREF = 2.7 V to Vcc, Vss = AVss = $0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Test conditions | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  |  |  | 8 | bit |
| - | Absolute accuracy | $4.0 \leq$ VREF $\leq 5.5 \mathrm{~V}$ |  |  |  | 1.0 | \% |
|  |  | $2.7 \leq$ VREF $<4.0 \mathrm{~V}$ |  |  |  | 2.5 | \% |
| tsu | Setting time |  |  |  |  | 3 | $\mu \mathrm{s}$ |
| RO | Output resistor |  |  | 2 | 3.5 | 5 | $\mathrm{k} \Omega$ |
| IVREF | Reference power source input current (Note 1) |  |  |  |  | 3.2 | mA |

Note 1: Using one D/A converter, with the value in the DA conversion register of the other D/A converter being " 0016 ".

### 3.1.6 Power source circuit timing characteristics

## Table 3.1.10 Power source circuit timing characteristics

(VCC = 2.7 to 5.5 V, VREF = 2.7 V to Vcc, Vss = AVss = 0 V , $\mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits |  | Unit |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. |  |  |
| $\operatorname{td}(\mathrm{P}-\mathrm{R})$ | Internal power source stable time at power-on | $2.7 \leq \mathrm{Vcc}<5.5 \mathrm{~V}$ |  |  | ms |  |

### 3.1.7 Timing requirements and switching characteristics

Table 3.1.11 Timing requirements (1)
(Vcc = 2.7 to 5.5 V , $\mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=\mathbf{- 2 0}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tw( $\overline{\text { RESET }}$ ) | Reset input "L" pulse width |  | td(P-R) ms + 16 |  |  | XIN cycle |
| tc (XIN) | Main clock XIN input cycle time | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 59.5 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 10000/(86Vcc-219) |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | $26 \times 10^{3} /(82 \mathrm{Vcc}-3)$ |  |  |  |
| twh(XIN) | Main clock XIN input "H" pulse width | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 25 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 4000/(86Vcc-219) |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 10000/(82Vcc-3) |  |  |  |
| twL(XIN) | Main clock XIN input "L" pulse width | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 25 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 4000/(86Vcc-219) |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 10000/(82Vcc-3) |  |  |  |
| tc(XCIN) | Sub-clock XCIN input cycle time |  | 20 |  |  | $\mu \mathrm{s}$ |
| twh(XCIN) | Sub-clock XCIN input "H" pulse width |  | 5 |  |  | $\mu \mathrm{s}$ |
| tWL(XCIN) | Sub-clock XCIN input "L" pulse width |  | 5 |  |  | $\mu \mathrm{s}$ |
| tc(CNTR) | CNTRo-CNTR2 input cycle time | $4.5 \leq \mathrm{Vcc} 55.5 \mathrm{~V}$ | 120 |  |  | ns |
|  |  | $4.0 \leq \mathrm{VcC}<4.5 \mathrm{~V}$ | 160 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 250 |  |  |  |
| twh(CNTR) | CNTR0-CNTR2 input "H" pulse width | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 48 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | - 64 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 115 |  |  |  |
| twL(CNTR) | CNTR0-CNTR2 input "L" pulse width | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 48 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 64 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 115 |  |  |  |
| twh(INT) | INT00, INT01, INT1, INT2, INT3, INT40, INT41 input "H" pulse width | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 48 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 64 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 115 |  |  |  |
| twL(INT) | INT00, INT01, INT1, INT2, INT3, INT40, INT41 input "L" pulse width | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 48 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 64 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 115 |  |  |  |

Table 3.1.12 Timing requirements (2)
( $\mathrm{Vcc}=2.7$ to $5.5 \mathrm{~V}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)

| Symbol | Parameter |  | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tc(SCLK1), tc(ScLK3) | Serial I/O1, serial I/O3 clock input cycle time (Note) | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 250 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 320 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 500 |  |  |  |
| twh(SCLK1), twh(SCLK3) | Serial I/O1, serial I/O3 clock input "H" pulse width (Note) | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 120 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 150 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 240 |  |  |  |
| twL(SCLK1), twL(SCLK3) | $\begin{aligned} & \text { Serial I/O1, serial I/O3 } \\ & \text { clock input "L" pulse width (Note) } \end{aligned}$ | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 120 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 150 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 240 |  |  |  |
| $\begin{aligned} & \text { tsu(RxD1-ScLK1), } \\ & \text { tsu(RxD3-ScLK3) } \end{aligned}$ | Serial I/O1, serial I/O3 clock input setup time | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 70 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 90 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 100 |  |  |  |
| $\begin{aligned} & \text { th(SCLK1-RxD1), } \\ & \text { th(ScLK3-RxD3) } \end{aligned}$ | Serial I/O1, serial I/O3 clock input hold time | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 32 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 40 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 50 |  |  |  |
| tc(SCLK2) | Serial I/O2 clock input cycle time | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 500 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 650 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 1000 |  |  |  |
| twh(SCLK2) | Serial I/O2 <br> clock input "H" pulse width | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 200 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 260 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 400 |  |  |  |
| tWL(SCLK2) | Serial I/O2 <br> clock input "L" pulse width | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 200 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 260 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 400 |  |  |  |
| tsu(SIN2-SCLK2) | Serial I/O2 <br> clock input setup time | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 100 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 130 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 200 |  |  |  |
| th(SCLK2-SIN2) | Serial I/O2 <br> clock input hold time | $4.5 \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 100 |  |  | ns |
|  |  | $4.0 \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 130 |  |  |  |
|  |  | $2.7 \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 150 |  |  |  |

Note : When bit 6 of address 001A16 and bit 6 of address 003216 are " 1 " (clock synchronous).
Divide this value by four when bit 6 of address 001A16 and bit 6 of address 003216 are " 0 " (UART).

Table 3.1.13 Switching characteristics
( $\mathrm{Vcc}=2.7$ to 5.5 V , Vss $=0 \mathrm{~V}, \mathrm{Ta}=\mathbf{- 2 0}$ to $85^{\circ} \mathrm{C}$, unless otherwise noted)


Note: When the P45/TxD1 P-channel output disable bit of the UART1 control register (bit 4 of address 001B16) is " 0 ".


Fig. 3.1.1 Circuit for measuring output switching characteristics (1)


Fig. 3.1.2 Circuit for measuring output switching characteristics (2)

Single-chip mode timing diagram

CNTR 0 , CNTR1, CNTR2

$\mathrm{INT}_{1}, \mathrm{INT}_{2}, \mathrm{INT}_{3}$ INT00,INT40 INT01,INT41



Sclk1
Sclk2 SCLK3
RxD1
RxD3
SIN2

TxD1
TxD3
Sout2


Fig. 3.1.3 Timing diagram (in single-chip mode)

### 3.1.8 Multi-master $I^{2} \mathrm{C}$-BUS bus line characteristics

Table 3.1.14 Multi-master $I^{2} C$-BUS bus line characteristics

| Symbol | Parameter | Standard clock mode |  | High-speed clock mode |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| tBuF | Bus free time | 4.7 |  | 1.3 |  | $\mu \mathrm{s}$ |
| tHD; STA | Hold time for START condition | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |
| tLOW | Hold time for SCL clock = "0" | 4.7 |  | 1.3 |  | $\mu \mathrm{s}$ |
| tR | Rising time of both SCL and SDA signals |  | 1000 | $20+0.1 \mathrm{Cb}$ | 300 | ns |
| thD; DAT | Data hold time | 0 |  | 0 | 0.9 | $\mu \mathrm{s}$ |
| tHIGH | Hold time for SCL clock = "1" | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |
| tF | Falling time of both SCL and SDA signals |  | 300 | $20+0.1 \mathrm{Cb}$ | 300 | ns |
| tSU;DAT | Data setup time | 250 |  | 100 |  | ns |
| tSU;STA | Setup time for repeated START condition | 4.7 |  | 0.6 |  | $\mu \mathrm{s}$ |
| tSU;STO | Setup time for STOP condition | 4.0 |  | 0.6 |  | $\mu \mathrm{s}$ |

Note: $\mathrm{Cb}=$ total capacitance of 1 bus line


Fig. 3.1.4 Timing diagram of multi-master $I^{2} C$-BUS

### 3.2 Standard characteristics

Standard characteristics described below are just examples of the 3804 Group (spec. H)'s characteristics and are not guaranteed. For rated values, refer to "3.1 Electrical characteristics".

### 3.2.1 Power source current standard characteristics



Fig. 3.2.1 Power source current standard characteristics (in high-speed mode)


Fig. 3.2.2 Power source current standard characteristics (in middle-speed mode)


Fig. 3.2.3 Power source current standard characteristics (in low-speed mode)


Fig. 3.2.4 Power source current standard characteristics (in high-speed mode, $f\left(X^{15}\right)=16.8 \mathrm{MHz}$, WAIT state)


Fig. 3.2.5 Power source current standard characteristics (in middle-speed mode, $f\left(X_{I N}\right)=16.8 \mathrm{MHz}$, WAIT state)


Fig. 3.2.6 Power source current standard characteristics (in low-speed mode, WAIT state)


Fig. 3.2.7 Power source current standard characteristics (in high-speed mode, $f\left(X_{i s}\right)=16.8 \mathrm{MHz}, \mathrm{A} / \mathrm{D}$ converter operating)


Fig. 3.2.8 Power source current standard characteristics (at oscillation stopping)

### 3.2.2 Port standard characteristics

Port P60 loh-Voh characteristics (P-channel drive) [ $\mathrm{Ta}=25^{\circ} \mathrm{C}$ ]
(Same characteristics pins: P0, P1, P2, P30, P31, P34-P37, P4, P5, P6)


Fig. 3.2.9 CMOS output port P-channel side characteristics ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )


Fig. 3.2.10 CMOS output port N -channel side characteristics ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ )

Port P32 loL-Vol characteristics (N-channel drive) [ $\mathrm{Ta}=25^{\circ} \mathrm{C}$ ]
(Same characteristics pins: P32, P33)


Fig. 3.2.11 N -channel open-drain output port N -channel side characteristics ( $\mathrm{Ta}=\mathbf{2 5}^{\circ} \mathrm{C}$ )


Fig. 3.2.12 CMOS large current output port $\mathrm{N}-\mathrm{channel}$ side characteristics ( $\mathrm{Ta}=25{ }^{\circ} \mathrm{C}$ )

Port P60 IIL-VIL characteristics (at pull-up) [ $\left.\mathrm{Ta}=25^{\circ} \mathrm{C}\right]$
(Same characteristics pins: P0, P1, P2, P30, P31, P34-P37, P4, P5, P6)


Fig. 3.2.13 CMOS input port at pull-up characteristics (Ta $=25^{\circ} \mathrm{C}$ )

### 3.2.3 A/D conversion standard characteristics

Figure3.2.14, Figure 3.2.15, and Figure 3.2.16 show the A/D conversion standard characteristics.
The thick lines of the graph indicate the absolute precision errors, These are expressed as the deviation from the ideal value when the output code changes. For example, the change in output code from 512 to 513 should occur at 2560 mV , but the measured value is -10 mV . Accordingly, the measured point of change is $2560-10=2550 \mathrm{mV}$.

The thin lines of the graph indicate the input voltage width for which the output code is constant. For example, the measured input voltage width for which the output code is 512 is 5.0 mV , so that the differential non-linear error is $5.0-5.0=0.0 \mathrm{mV}$ ( 0 LSB).

## M38049FFHSP A/D CONV. ERROR \& STEP WIDTH

$V_{D D}=5.12[\mathrm{~V}], \mathrm{V}_{\text {REF }}=5.12[\mathrm{~V}]$
$\mathrm{X}_{\mathrm{IN}}=8[\mathrm{MHz}], \mathrm{Ta}=25$ [deg.]






Fig. 3.2.14 A/D conversion standard characteristics ( $f\left(\mathrm{X}_{\mathrm{I}}\right)=\mathbf{8} \mathrm{MHz}$ )

## M38049FFHSP A/D CONV. ERROR \& STEP WIDTH

$\mathrm{V}_{\mathrm{DD}}=5.12[\mathrm{~V}], \mathrm{V}_{\mathrm{REF}}=5.12[\mathrm{~V}]$
$\mathrm{X}_{\mathrm{IN}}=12[\mathrm{MHz}], \mathrm{Ta}=25[\mathrm{deg}$.
—— Error

- 1 LSB Width





Fig. 3.2.15 A/D conversion standard characteristics ( $f\left(X_{\text {IN }}\right)=12 \mathbf{M H z}$ )

## M38049FFHSP A/D CONV. ERROR \& STEP WIDTH

$\mathrm{V}_{\mathrm{DD}}=5.12[\mathrm{~V}], \mathrm{V}_{\mathrm{REF}}=5.12[\mathrm{~V}]$
$\mathrm{X}_{\mathrm{IN}}=16[\mathrm{MHz}], \mathrm{Ta}=25$ [deg.]






Fig. 3.2.16 A/D conversion standard characteristics ( $f\left(X_{\mathrm{IN}}\right)=16 \mathrm{MHz}$ )

### 3.2.4 D/A conversion standard characteristics

Figure 3.2 .17 shows the D/A conversion standard characteristics.

M38049FFHSP D/A CONV. STEP WIDTH MEASUREMENT
$\mathrm{V}_{\mathrm{CC}}=5.12[\mathrm{~V}], \mathrm{V}_{\mathrm{REF}}=5.12[\mathrm{~V}]$
$\mathrm{X}_{\mathrm{IN}}=16[\mathrm{MHz}], \mathrm{Ta}=25$ [deg.]
—— Error




Fig. 3.2.17 D/A conversion standard characteristics

### 3.3 Notes on use

### 3.3.1 Notes on input and output ports

## (1) Notes in standby state

In standby state*1 for low-power dissipation, do not make input levels of an I/O port "undefined". Even when an I/O port of N -channel open-drain is set as output mode, if output data is " 1 ", the aforementioned notes are necessary.
Pull-up (connect the port to Vcc) or pull-down (connect the port to Vss) these ports through a resistor.
When determining a resistance value, note the following points:

- External circuit
- Variation of output levels during the ordinary operation

When using built-in pull-up resistor, note on varied current values:

- When setting as an input port : Fix its input level
- When setting as an output port : Prevent current from flowing out to external


## - Reason

Exclusive input ports are always in a high-impedance state. An output transistor becomes an OFF state when an I/O port is set as input mode by the direction register, so that the port enter a highimpedance state. At this time, the potential which is input to the input buffer in a microcomputer is unstable in the state that input levels are "undefined". This may cause power source current. Even when an I/O port of N -channel open-drain is set as output mode by the direction register, if the contents of the port latch is " 1 ", the same phenomenon as that of an input port will occur.

```
*1 standby state: Stop mode by executing STP instruction
```

Wait mode by executing WIT instruction
(2) Modifying output data with bit managing instruction

When the port latch of an I/O port is modified with the bit managing instruction*2, the value of the unspecified bit may be changed.

## - Reason

The bit managing instructions are read-modify-write form instructions for reading and writing data by a byte unit. Accordingly, when these instructions are executed on a bit of the port latch of an I/O port, the following is executed to all bits of the port latch.
-As for bit which is set for input port:
The pin state is read in the CPU, and is written to this bit after bit managing.
-As for bit which is set for output port:
The bit value is read in the CPU, and is written to this bit after bit managing.

Note the following:
-Even when a port which is set as an output port is changed for an input port, its port latch holds the output data.
-As for a bit of which is set for an input port, its value may be changed even when not specified with a bit managing instruction in case where the pin state differs from its port latch contents.
*2 Bit managing instructions: SEB and CLB instructions

### 3.3.2 Termination of unused pins

## (1) Terminate unused pins

(1) I/O ports:

- Set the I/O ports for the input mode and connect them to Vcc or Vss through each resistor of $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$.
Ports that permit the selecting of a built-in pull-up resistor can also use this resistor. Set the I/O ports for the output mode and open them at "L" or "H".
- When opening them in the output mode, the input mode of the initial status remains until the mode of the ports is switched over to the output mode by the program after reset. Thus, the potential at these pins is undefined and the power source current may increase in the input mode. With regard to an effects on the system, thoroughly perform system evaluation on the user side.
- Since the direction register setup may be changed because of a program runaway or noise, set direction registers by program periodically to increase the reliability of program.
(2) The AVss pin when not using the A/D converter :
- When not using the A/D converter, handle a power source pin for the A/D converter, AVss pin as follows:
AVss: Connect to the Vss pin.
(2) Termination remarks
(1) I/O ports:

Do not open in the input mode.

- Reason
- The power source current may increase depending on the first-stage circuit.
- An effect due to noise may be easily produced as compared with proper termination (1) and shown on the above.
(2) I/O ports:

When setting for the input mode, do not connect to Vcc or Vss directly.

- Reason

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between a port and Vcc (or Vss).
(3) I/O ports

When setting for the input mode, do not connect multiple ports in a lump to Vcc or Vss through a resistor.

- Reason

If the direction register setup changes for the output mode because of a program runaway or noise, a short circuit may occur between ports.

- At the termination of unused pins, perform wiring at the shortest possible distance ( 20 mm or less) from microcomputer pins.


### 3.3.3 Notes on interrupts

## (1) Change of relevant register settings

When the setting of the following registers or bits is changed, the interrupt request bit may be set to " 1 ". When not requiring the interrupt occurrence synchronized with these setting, take the following sequence.

- Interrupt edge selection register (address 003 $\mathrm{A}_{16}$ )
-Timer XY mode register (address 002316)
- Timer Z mode register (address 002 $\mathrm{A}_{16}$ )
$\cdot{ }^{2}{ }^{2} \mathrm{C}$ START/STOP condition control register (address 001616)

Set the above listed registers or bits as the following sequence.


Fig. 3.3.1 Sequence of changing relevant register

## ■ Reason

When setting the followings, the interrupt request bit may be set to " 1 ".
-When setting external interrupt active edge
Concerned register: Interrupt edge selection register (address 003 ${ }_{16}$ )
Timer XY mode register (address 002316)
Timer Z mode register (address 002 ${ }_{16}$ )
$I^{2} \mathrm{C}$ START/STOP condition control register (address 001616)
-When switching interrupt sources of an interrupt vector address where two or more interrupt sources are allocated.
Concerned register: Interrupt source selection register (address 0039 ${ }_{16}$ )
(2) Check of interrupt request bit

- When executing the BBC or BBS instruction to an interrupt request bit of an interrupt request register immediately after this bit is set to " 0 ", execute one or more instructions before executing the BBC or BBS instruction.


## ■ Reason

If the BBC or BBS instruction is executed immediately after an interrupt request bit of an interrupt request register is cleared to " 0 ", the value of the interrupt request bit before being cleared to " 0 " is read.


Fig. 3.3.2 Sequence of check of interrupt request bit

### 3.3.4 Notes on 8-bit timer (timer 1, 2, X, Y)

- If a value $n$ (between 0 and 255) is written to a timer latch, the frequency division ratio is $1 /(\mathrm{n}+1)$.
- When switching the count source by the timer $12, X$ and $Y$ count source selection bits, the value of timer count is altered in unconsiderable amount owing to generating of thin pulses in the count input signals.
Therefore, select the timer count source before set the value to the prescaler and the timer.
- Set the double-function port of the CNTR $/{ }^{2}$ CNTR $_{1}$ pin and port $\mathrm{P} 5_{4} / \mathrm{P} 55$ to output in the pulse output mode.
- Set the double-function port of CNTR $/$ CNTR1 pin and port P54/P55 to input in the event counter mode and the pulse width measurement mode.


### 3.3.5 Notes on 16-bit timer (timer Z)

(1) Pulse output mode

- Set the double-function port of the CNTR2 pin and port P47 to output.
(2) Pulse period measurement mode
- Set the double-function port of the CNTR2 pin and port P47 to input.
- A read-out of timer value is impossible in this mode. The timer can be written to only during timer stop (no measurement of pulse period).
- Since the timer latch in this mode is specialized for the read-out of measured values, do not perform any write operation during measurement.
- "FFFF 16 " is set to the timer when the timer underflows or when the valid edge of measurement start/completion is detected. Consequently, the timer value at start of pulse period measurement depends on the timer value just before measurement start.
(3) Pulse width measurement mode
- Set the double-function port of the CNTR2 pin and port P47 to input.
- A read-out of timer value is impossible in this mode. The timer can be written to only during timer stop (no measurement of pulse period).
- Since the timer latch in this mode is specialized for the read-out of measured values, do not perform any write operation during measurement.
- "FFFF ${ }_{16}$ " is set to the timer when the timer underflows or when the valid edge of measurement start/completion is detected. Consequently, the timer value at start of pulse width measurement depends on the timer value just before measurement start.


## (4) Programmable waveform generating mode

- Set the double-function port of the CNTR2 pin and port P47 to output.
(5) Programmable one-shot generating mode
- Set the double-function port of CNTR2 pin and port P47 to output, and of INT 1 pin and port P42 to input in this mode.
- This mode cannot be used in low-speed mode.
- If the value of the CNTR 2 active edge switch bit is changed during one-shot generating enabled or generating one-shot pulse, then the output level from CNTR2 pin changes.
(6) All modes


## - Timer Z write control

Which write control can be selected by the timer Z write control bit (bit 3) of the timer Z mode register (address $002 \mathrm{~A}_{16}$ ), writing data to both the latch and the timer at the same time or writing data only to the latch.
When the operation "writing data only to the latch" is selected, the value is set to the timer latch by writing data to the address of timer Z and the timer is updated at next underflow. After reset release, the operation "writing data to both the latch and the timer at the same time" is selected, and the value is set to both the latch and the timer at the same time by writing data to the address of timer $Z$.
In the case of writing data only to the latch, if writing data to the latch and an underflow are performed almost at the same time, the timer value may become undefined.

## - Timer Z read control

A read-out of timer value is impossible in pulse period measurement mode and pulse width measurement mode. In the other modes, a read-out of timer value is possible regardless of count operating or stopped.
However, a read-out of timer latch value is impossible.

## -Switch of interrupt active edge of CNTR ${ }_{2}$ and INT $_{1}$

Each interrupt active edge depends on setting of the CNTR2 active edge switch bit and the $\mathrm{INT}_{1}$ active edge selection bit.

## -Switch of count source

When switching the count source by the timer Z count source selection bits, the value of timer count is altered in inconsiderable amount owing to generating of thin pulses on the count input signals.
Therefore, select the timer count source before setting the value to the prescaler and the timer.

### 3.3.6 Notes on serial interface

## (1) Notes when selecting clock synchronous serial I/O

## (1) Stop of transmission operation

As for serial $\mathrm{I} / \mathrm{Oi}(\mathrm{i}=1,3)$ that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the serial I/Oi enable bit and the transmit enable bit to "0" (serial I/Oi and transmit disabled).

## - Reason

Since transmission is not stopped and the transmission circuit is not initialized even if only the serial I/Oi enable bit is cleared to " 0 " (serial I/Oi disabled), the internal transmission is running (in this case, since pins TxDi, RxDi, ScLKi, and $\overline{\text { SRDYi }}$ function as I/O ports, the transmission data is not output). When data is written to the transmit buffer register in this state, data starts to be shifted to the transmit shift register. When the serial I/Oi enable bit is set to "1" at this time, the data during internally shifting is output to the TxDi pin and an operation failure occurs.

## Stop of receive operation

As for serial $\mathrm{I} / \mathrm{Oi}(\mathrm{i}=1,3)$ that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear the receive enable bit to " 0 " (receive disabled), or clear the serial I/Oi enable bit to " 0 " (serial I/Oi disabled).

## Stop of transmit/receive operation

As for serial $\mathrm{I} / \mathrm{Oi}(\mathrm{i}=1,3)$ that can be used as either a clock synchronous or an asynchronous (UART) serial I/O, clear both the transmit enable bit and receive enable bit to " 0 " (transmit and receive disabled).
(when data is transmitted and received in the clock synchronous serial I/O mode, any one of data transmission and reception cannot be stopped.)

## - Reason

In the clock synchronous serial I/O mode, the same clock is used for transmission and reception. If any one of transmission and reception is disabled, a bit error occurs because transmission and reception cannot be synchronized.
In this mode, the clock circuit of the transmission circuit also operates for data reception. Accordingly, the transmission circuit does not stop by clearing only the transmit enable bit to " 0 " (transmit disabled). Also, the transmission circuit is not initialized by clearing the serial I/Oi enable bit to "0" (serial I/Oi disabled) (refer to (1) in (1) ).
(2) Notes when selecting clock asynchronous serial I/O
(1) Stop of transmission operation

Clear the transmit enable bit to " 0 " (transmit disabled). The transmission operation does not stop by clearing the serial I/Oi enable bit $(\mathrm{i}=1,3)$ to " 0 ".

## - Reason

This is the same as (1) in (1).
(2) Stop of receive operation

Clear the receive enable bit to "0" (receive disabled).

## (3) Stop of transmit/receive operation

## Only transmission operation is stopped.

Clear the transmit enable bit to " 0 " (transmit disabled). The transmission operation does not stop by clearing the serial I/Oi enable bit ( $\mathrm{i}=1,3$ ) to " 0 ".

## - Reason

This is the same as (1) in (1).
Only receive operation is stopped.
Clear the receive enable bit to " 0 " (receive disabled).
(3) $\overline{\operatorname{SRDYi}}(i=1,3)$ output of reception side

When signals are output from the $\overline{\text { SRDYi }}$ pin on the reception side by using an external clock in the clock synchronous serial I/O mode, set all of the receive enable bit, the SRDYi output enable bit, and the transmit enable bit to " 1 " (transmit enabled).
(4) Setting serial I/Oi $(i=1,3)$ control register again

Set the serial I/Oi control register again after the transmission and the reception circuits are reset by clearing both the transmit enable bit and the receive enable bit to " 0 ."


Fig. 3.3.3 Sequence of setting serial I/Oi $(i=1,3)$ control register again
(5) Data transmission control with referring to transmit shift register completion flag

After the transmit data is written to the transmit buffer register, the transmit shift register completion flag changes from " 1 " to " 0 " with a delay of 0.5 to 1.5 shift clocks. When data transmission is controlled with referring to the flag after writing the data to the transmit buffer register, note the delay.
(6) Transmission control when external clock is selected

When an external clock is used as the synchronous clock for data transmission, set the transmit enable bit to " 1 " at " H " of the SCLKi $(\mathrm{i}=1,3)$ input level. Also, write the transmit data to the transmit buffer register at " H " of the Sclki input level.
(7) Transmit interrupt request when transmit enable bit is set

When using the transmit interrupt, take the following sequence.
(1) Set the serial I/Oi transmit interrupt enable bit ( $\mathrm{i}=1,3$ ) to "0" (disabled).
(2) Set the tranasmit enable bit to " 1 ".
(3) Set the serial I/Oi transmit interrupt request bit $(i=1,3)$ to " 0 " after 1 or more instruction has executed.
(4) Set the serial I/Oi transmit interrupt enable bit $(i=1,3)$ to "1" (enabled).

## - Reason

When the transmission enable bit is set to "1", the transmit buffer empty flag and transmit shift register shift completion flag are also set to " 1 ".
Therefore, regardless of selecting which timing for the generating of transmit interrupts, the interrupt request is generated and the transmit interrupt request bit is set at this point.
(8) Writing to baud rate generator i ( BRGi ) $(\mathrm{i}=1,3)$

Write data to the baud rate generator $\mathrm{i}(\mathrm{BRGi})(\mathrm{i}=1,3)$ while the transmission/reception operation is stopped.

### 3.3.7 Notes on multi-master $I^{2} C$-BUS interface

## (1) Read-modify-write instruction

Each register of the multi-master $I^{2} \mathrm{C}$-BUS interface has bits to change by hardware. The precautions when the read-modify-write instruction such as SEB, CLB etc. is executed for each register of the multi-master $\mathrm{I}^{2} \mathrm{C}$-BUS interface are described below.
(1) $I^{2} \mathrm{C}$ data shift register (SO: address 001116)

When executing the read-modify-write instruction for this register during transfer, data may become a value not intended.
(2) $I^{2} C$ slave address registers 0 to 2 (SODO to SOD2: addresses 0FF7 ${ }_{16}$ to $0 F F 9_{16}$ )

When the read-modify-write instruction is executed for this register at detecting the STOP condition, data may become a value not intended.

## - Reason

It is because hardware changes the read/write bit (RWB) at detecting the STOP condition.
(3) $I^{2} C$ status register (S1: address 001316)

Do not execute the read-modify-write instruction for this register because all bits of this register are changed by hardware.
(4) $I^{2} C$ control register (S1D: address 001416)

When the read-modify-write instruction is executed for this register at detecting the START condition or at completing the byte transfer, data may become a value not intended.

- Reason

Because hardware changes the bit counter ( BC 0 to BC 2 ).
(5) ${ }^{2} \mathrm{C}$ clock control register (S2: address 001516)

The read-modify-write instruction can be executed for this register.
(6) $I^{2} C$ START/STOP condition control register (S2D: address 001616)

The read-modify-write instruction can be executed for this register.
(2) START condition generating procedure using multi-master
(1) Procedure example (The necessary conditions of the generating procedure are described as the following (2) to (5).

| LDA \#SLADR | (Taking out of slave address value) |
| :--- | :--- |
| SEI | (Interrupt disabled) |
| BBS 5, S1, BUSBUSY | (BB flag confirming and branch process) |

BUSFREE:
STA S0 (Writing of slave address value)
LDM \#\$F0, S1
CLI

BUSBUSY:
CLI
$\vdots$
(Interrupt enabled)
(2) Use "Branch on Bit Set" of "BBS 5, S1, -" for the BB flag confirming and branch process.
(3) Use "STA, STX" or "STY" of the zero page addressing instruction for writing the slave address value to the $I^{2} \mathrm{C}$ data shift register (S0: address 0011 ${ }_{16}$ ).
(4) Execute the branch instruction of above (2) and the store instruction of above (3) continuously shown by the above procedure example.
(5) Disable interrupts during the following three process steps:

- BB flag confirming
- Writing of slave address value
- Trigger of START condition generating
(3) RESTART condition generating procedure in master
(1) Procedure example (The necessary conditions of the generating procedure are described as the following (2) to (4). Execute the following procedure when the PIN bit is " 0 ".

```
LDM #$00, S1 (Select slave receive mode)
LDA #SLADR (Taking out of slave address value)
SEI (Interrupt disabled)
STA S0 (Writing of slave address value)
LDM #$F0, S1 (Trigger of RESTART condition generating)
CLI (Interrupt enabled)
```

(2) Select the slave receive mode when the PIN bit is "0". Do not write " 1 " to the PIN bit. The TRX bit becomes "0" and the SDA pin is released.
(3) The SCL pin is released by writing the slave address value to the $I^{2} \mathrm{C}$ data shift register.
(4) Disable interrupts during the following two process steps:

- Writing of slave address value
(4) Writing to $\mathrm{I}^{2} \mathrm{C}$ status register ( $\mathrm{S} 1:$ address 001316)

Do not execute an instruction to set the PIN bit to " 1 " from " 0 " and an instruction to set the MST and TRX bits to " 0 " from " 1 " simultaneously. It is because it may enter the state that the SCL pin is released and the SDA pin is released after about one machine cycle. Do not execute an instruction to set the MST and TRX bits to " 0 " from " 1 " simultaneously when the PIN bit is " 1 ". It is because it may become the same as above.
(5) Writing to $I^{2} \mathrm{C}$ clock control register (S2: address 001516)

Do not write data into the $\mathrm{I}^{2} \mathrm{C}$ clock control register during transfer. If data is written during transfer, the $I^{2} \mathrm{C}$ clock generator is reset, so that data cannot be transferred normally.
(6) Switching of SCL/SDA interrupt pin polarity selection bit, SCL/SDA interrupt pin selection bit, $I^{2} \mathrm{C}$-BUS interface enable bit
When changing the setting of the SCL/SDA interrupt pin polarity selection bit, the SCL/SDA interrupt pin selection bit, or the $I^{2} \mathrm{C}$-BUS interface enable bit ESO, the SCL/SDA interrupt request bit may be set. When selecting the SCL/SDA interrupt source, disable the interrupt before the SCL/SDA interrupt pin polarity selection bit, the SCL/SDA interrupt pin selection bit, or the $I^{2} \mathrm{C}$-BUS interface enable bit ESO is set. Reset the request bit to " 0 " after setting these bits, and enable the interrupt.
(7) Process of after STOP condition generating in master mode

Do not write data in the $I^{2} \mathrm{C}$ data shift register (S0) and the $I^{2} \mathrm{C}$ status register ( S 1 ) until the bus busy flag BB becomes " 0 " after generating the STOP condition in the master mode. It is because the STOP condition waveform might not be normally generated. Reading to the above registers does not have the problem.
(8) ESO bit switch

In standard clock mode when $\mathrm{SSC}=" 00010_{2} "$ or in high-speed clock mode, flag BB may switch to " 1 " if ESO bit is set to " 1 " when SDA is "L".

## Countermeasure:

Set ESO to " 1 " when SDA is " H ".

- Trigger of RESTART condition generating


### 3.3.8 Notes on programming for SMBUS interface

## (1) Time out process

For a smart battery system, the time out process with a program is required so that the communication can be completed even when communication is interrupted. It is because there is possibility of extracting a battery from a PC.
The specifications are defined so that communication has been able to be completed within 25 ms from START condition to STOP condition and within 10 ms from the ACK pulse to the ACK pulse of each byte. Accordingly, the following two should be considered as count start conditions.

## SDA falling edge caused by SCL/SDA interrupt

This is the countermeasure for a communication interrupt in the middle of from START condition to a slave address. However, the detection condition must be considered because a interrupt is also generated by communication from other masters to other slaves.
(2) SMBUS interrupt after receiving slave address

This is the countermeasure for when communication is interrupted from receiving a slave address until receiving a command.
(2) Low hold of communication line

The $I^{2} C$-BUS interface conforms to the $I^{2} C$-BUS Standard Specifications. However, because the use condition of SMBUS differs from the $I^{2} \mathrm{C}$-BUS's, there is possibility of occurrence of the following problem.
(1) Low hold of SDA line caused by ACK pulse at voltage drop of communication line When the SMBUS voltage slowly drops, that is caused by extracting a battery from equipment or turning off a PC's power or etc., it might be incorrectly treated as the SCL pulse near the threshold level voltage.
When the SDA is judged " $L$ " in that condition, it becomes the general call and the ACK is transmitted. However, when the SCL remains "L" at the ACK pulse, the SDA continuously remains "L" until input of the next SCL pulse.

## Countermeasure:

As explained before, start the time out count at the falling of SDA line of START condition and reset ES0 bit of the S1D register when the time out is satisfied (Note).

Note: Do not use the read-modify-write instruction at this time. Furthermore, when the ESO bit is set to "0", it becomes a general-purpose port ; so that the port must be set to input mode or "H".

### 3.3.9 Notes on PWM

The PWM starts from " H " level after the PWM enable bit is set to enable and " L " level is temporarily output from the PWM pin.
The length of this "L" level output is as follows:
$\frac{n+1}{2 \cdot f(X \operatorname{Xin})}$ (s) (Count source selection bit $=$ " 0 ", where n is the value set in the prescaler)
$\frac{n+1}{f(X i n)} \quad$ (s) (Count source selection bit $=" 1 "$, where n is the value set in the prescaler)

### 3.3.10 Notes on A/D converter

(1) Analog input pin

Make the signal source impedance for analog input low, or equip an analog input pin with an external capacitor of $0.01 \mu \mathrm{~F}$ to $1 \mu \mathrm{~F}$. Further, be sure to verify the operation of application products on the user side.

## - Reason

An analog input pin includes the capacitor for analog voltage comparison. Accordingly, when signals from signal source with high impedance are input to an analog input pin, charge and discharge noise generates. This may cause the $A / D$ conversion precision to be worse.
(2) $A / D$ converter power source pin

The AVss pin is $A / D$ converter power source pins. Regardless of using the $A / D$ conversion function or not, connect it as following :

- AVss : Connect to the Vss line


## - Reason

If the AVss pin is opened, the microcomputer may have a failure because of noise or others.
(3) Clock frequency during $A / D$ conversion

The comparator consists of a capacity coupling, and a charge of the capacity will be lost if the clock frequency is too low. Thus, make sure the following during an A/D conversion.

- $f(\mathrm{XIN})$ is 500 kHz or more
- Do not execute the STP instruction
(4) Difference between at 8-bit reading in 10-bit A/D mode and at 8-bit A/D mode

At 8 -bit reading in the 10 -bit $A / D$ mode, " $-1 / 2$ LSB" correction is not performed to the $A / D$ conversion result.
In the 8-bit A/D mode, the A/D conversion characteristics is the same as 3802 group's characteristics because " $-1 / 2$ LSB" correction is performed.

### 3.3.11 Notes on D/A converter

(1) Vcc when using D/A converter

The $\mathrm{D} / \mathrm{A}$ converter accuracy when Vcc is 4.0 V or less differs from that of when Vcc is 4.0 V or more. When using the D/A converter, we recommend using a Vcc of 4.0 V or more.
(2) DAi conversion register when not using D/A converter

When a $D / A$ converter is not used, set all values of the DAi conversion registers $(i=1,2)$ to " 0016 ". The initial value after reset is " 0016 ".

### 3.3.12 Notes on watchdog timer

- Make sure that the watchdog timer H does not underflow while waiting Stop release, because the watchdog timer keeps counting during that term.
-When the STP instruction disable bit has been set to " 1 ", it is impossible to switch it to " 0 " by a program.


### 3.3.13 Notes on RESET pin

## Connecting capacitor

In case where the RESET signal rise time is long, connect a ceramic capacitor or others across the RESET pin and the Vss pin. Use a 1000 pF or more capacitor for high frequency use. When connecting the capacitor, note the following :

- Make the length of the wiring which is connected to a capacitor as short as possible.
- Be sure to verify the operation of application products on the user side.


## - Reason

If the several nanosecond or several ten nanosecond impulse noise enters the RESET pin, it may cause a microcomputer failure.

### 3.3.14 Notes on low-speed operation mode

## (1) Using sub-clock

To use a sub-clock, fix bit 3 of the CPU mode register to " 1 " or control the Rd (refer to Figure 3.3.4) resistance value to a certain level to stabilize an oscillation. For resistance value of Rd, consult the oscillator manufacturer.

## - Reason

When bit 3 of the CPU mode register is set to "0", the sub-clock oscillation may stop.


Fig. 3.3.4 Ceramic resonator circuit
(2) Switch between middle/high-speed mode and low-speed mode

If you switch the mode between middle/high-speed and low-speed, stabilize both $\mathrm{X}_{\mathrm{IN}}$ and $\mathrm{X}_{\mathrm{CIN}}$ oscillations. The sufficient time is required for the sub clock to stabilize, especially immediately after power on and at returning from stop mode. When switching the mode between middle/high-speed and lowspeed, set the frequency on condition that $f\left(X_{\text {In }}\right)>3 f\left(X_{\text {cin }}\right)$.

### 3.3.15 Quartz-crystal oscillator

When using the quartz-crystal oscillator of high frequency, such as 16 MHz etc., it may be necessary to select a specific oscillator with the specification demanded.

### 3.3.16 Notes on restarting oscillation

## (1) Restarting oscillation

Usually, when the MCU stops the clock oscillation by STP instruction and the STP instruction has been released by an external interrupt source, the fixed values of Timer 1 and Prescaler 12 (Timer $1=$ " $01{ }_{16}$ ", Prescaler $12=$ "FF 16 ") are automatically reloaded in order for the oscillation to stabilize. The user can inhibit the automatic setting by writing " 1 " to bit 0 of MISRG (address 001016).
However, by setting this bit to " 1 ", the previous values, set just before the STP instruction was executed, will remain in Timer 1 and Prescaler 12. Therefore, you will need to set an appropriate value to each register, in accordance with the oscillation stabilizing time, before executing the STP instruction.

## - Reason

Oscillation will restart when an external interrupt is received. However, internal clock $\phi$ is supplied to the CPU only when Timer 1 starts to underflow. This ensures time for the clock oscillation using the ceramic resonators to be stabilized.

### 3.3.17 Notes on using stop mode

## ■Register setting

Since values of the prescaler 12 and Timer 1 are automatically reloaded when returning from the stop mode, set them again, respectively. (When the oscillation stabilizing time set after STP instruction released bit is " 0 ")

## ■Clock restoration

After restoration from the stop mode to the normal mode by an interrupt request, the contents of the CPU mode register previous to the STP instruction execution are retained. Accordingly, if both main clock and sub clock were oscillating before execution of the STP instruction, the oscillation of both clocks is resumed at restoration.
In the above case, when the main clock side is set as a system clock, the oscillation stabilizing time until the timer 1 underflow is reserved at restoration from the stop mode.
When the oscillation stabilizing time set after STP instruction released bit is " 0 ", the time for 512 counts of the count source become the oscillation stabilizing time. When the oscillation stabilizing time set after STP instruction released bit is "1", an arbitrarily count value set to the prescaler 12 and the timer 1 become the oscillation stabilizing time.
At this time, note that the oscillation on the sub clock side may not be stabilized even after the lapse of the oscillation stabilizing time of the main clock side.

### 3.3.18 Notes on wait mode

## ■Clock restoration

If the wait mode is released by a reset when $X_{\text {CIN }}$ is set as the system clock and $X_{\text {IN }}$ oscillation is stopped during execution of the WIT instruction, $\mathrm{X}_{\mathrm{CIN}}$ oscillation stops, XIN oscillations starts, and $\mathrm{X}_{\mathrm{IN}}$ is set as the system clock.
In the above case, the RESET pin should be held at "L" until the oscillation is stabilized.

### 3.3.19 Notes on CPU rewrite mode

(1) Operation speed

During CPU rewrite mode, set the system clock $\phi 4.0 \mathrm{MHz}$ or less using the main clock division ratio selection bits (bits 6 and 7 of address 003B ${ }_{16}$ ).
(2) Instructions inhibited against use

The instructions which refer to the internal data of the flash memory cannot be used during the CPU rewrite mode.
(3) Interrupts inhibited against use

The interrupts cannot be used during the CPU rewrite mode because they refer to the internal data of the flash memory.
(4) Watchdog timer

In case of the watchdog timer has been running already, the internal reset generated by watchdog timer underflow does not happen, because of watchdog timer is always clearing during program or erase operation.
(5) Reset

Reset is always valid. In case of CNV ss $=$ " H " when reset is released, boot mode is active. So the program starts from the address contained in address FFFC $_{16}$ and FFFD ${ }_{16}$ in boot ROM area.

### 3.3.20 Notes on programming

## (1) Processor status register

Initializing of processor status register
Flags which affect program execution must be initialized after a reset.
In particular, it is essential to initialize the $T$ and $D$ flags because they have an important effect on calculations.

## - Reason

After a reset, the contents of the processor status register (PS) are undefined except for the I flag which is " 1 ".


Fig. 3.3.5 Initialization of processor status register

## How to reference the processor status register

To reference the contents of the processor status register (PS), execute the PHP instruction once then read the contents of $(\mathrm{S}+1)$. If necessary, execute the PLP instruction to return the PS to its original status.
A NOP instruction should be executed after every PLP instruction.


Fig. 3.3.6 Sequence of PLP instruction execution


Fig. 3.3.7 Stack memory contents after PHP instruction execution
(2) BRK instruction
(1) Interrupt priority level

When the BRK instruction is executed with the following conditions satisfied, the interrupt execution is started from the address of interrupt vector which has the highest priority.

- Interrupt request bit and interrupt enable bit are set to " 1 ".
- Interrupt disable flag (I) is set to " 1 " to disable interrupt.
(3) Decimal calculations
(1) Execution of decimal calculations

The ADC and SBC are the only instructions which will yield proper decimal notation, set the decimal mode flag (D) to "1" with the SED instruction. After executing the ADC or SBC instruction, execute another instruction before executing the SEC, CLC, or CLD instruction.

Notes on status flag in decimal mode
When decimal mode is selected, the values of three of the flags in the status register (the $\mathrm{N}, \mathrm{V}$, and $Z$ flags) are invalid after a ADC or SBC instruction is executed.
The carry flag ( C ) is set to " 1 " if a carry is generated as a result of the calculation, or is cleared to " 0 " if a borrow is generated. To determine whether a calculation has generated a carry, the C flag must be initialized to " 0 " before each calculation. To check for a borrow, the C flag must be initialized to "1" before each calculation.


Fig. 3.3.8 Status flag at decimal calculations

## (4) JMP instruction

When using the JMP instruction in indirect addressing mode, do not specify the last address on a page as an indirect address.
(5) Multiplication and Division Instructions

- The index $X$ mode ( $T$ ) and the decimal mode ( $D$ ) flags do not affect the MUL and DIV instruction.
- The execution of these instructions does not change the contents of the processor status register.


## (6) Ports

The contents of the port direction registers cannot be read. The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index $X$ mode flag ( $T$ ) is " 1 "
- The instruction with the addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instructions (ROR, CLB, or SEB, etc.) to a direction register.

Use instructions such as LDM and STA, etc., to set the port direction registers.

### 3.3.21 Notes on flash memory version

The CNVss pin determines the flash memory mode. To improve the noise reduction, connect a track between CNVss pin and Vss pin or Vcc pin with 1 to 10 km resistance. The mask ROM version track of CNVss pin has no operational interference even if it is connected to Vss pin or Vcc pin via a resistor.
3.3.22 Notes on electric characteristic differences between mask ROM and flash nemory version MCUs There are differences in electric characteristics, operation margin, noise immunity, and noise radiation between Mask ROM and Flash Memory version MCUs due to the difference in the manufacturing processes, built-in ROM, and layout pattern etc. When manufacturing an application system with the Flash Memory version and then switching to use of the Mask ROM version, please conduct evaluations equivalent to the system evaluations conducted for the flash memory version.

### 3.3.23 Notes on handling of power source pins

In order to avoid a latch-up occurrence, connect a capacitor suitable for high frequencies as bypass capacitor between power source pin (Vcc pin) and GND pin (Vss pin), and between power source pin (Vcc pin) and analog power source input pin (AVss pin). Besides, connect the capacitor to as close as possible. For bypass capacitor which should not be located too far from the pins to be connected, a ceramic capacitor of $0.01 \mu \mathrm{~F}-0.1 \mu \mathrm{~F}$ is recommended.

### 3.3.24 Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.
In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the power source voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

### 3.4 Countermeasures against noise

Countermeasures against noise are described below. The following countermeasures are effective against noise in theory, however, it is necessary not only to take measures as follows but to evaluate before actual use.

### 3.4.1 Shortest wiring length

The wiring on a printed circuit board can function as an antenna which feeds noise into the microcomputer. The shorter the total wiring length (by mm unit), the less the possibility of noise insertion into a microcomputer.
(1) Wiring for RESET pin

Make the length of wiring which is connected to the RESET pin as short as possible. Especially, connect a capacitor across the RESET pin and the Vss pin with the shortest possible wiring (within 20 mm ).

## - Reason

The width of a pulse input into the RESET pin is determined by the timing necessary conditions. If noise having a shorter pulse width than the standard is input to the RESET pin, the reset is released before the internal state of the microcomputer is completely initialized. This may cause a program runaway.


Fig. 3.4.1 Wiring for the RESET pin

## (2) Wiring for clock input/output pins

- Make the length of wiring which is connected to clock I/O pins as short as possible.
- Make the length of wiring (within 20 mm ) across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
- Separate the Vss pattern only for oscillation from other Vss patterns.


## - Reason

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program runaway. Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.


Fig. 3.4.2 Wiring for clock I/O pins

## (3) Wiring to CNVss pin

Connect the CNVss pin to the Vss pin with the shortest possible wiring.

## - Reason

The processor mode of a microcomputer is influenced by a potential at the CNVss pin. If a potential difference is caused by the noise between pins CNVss and Vss, the processor mode may become unstable. This may cause a microcomputer malfunction or a program runaway.


Fig. 3.4.3 Wiring for CNVss pin

### 3.4.2 Connection of bypass capacitor across Vss line and Vcc line

Connect an approximately $0.1 \mu \mathrm{~F}$ bypass capacitor across the Vss line and the Vcc line as follows:

- Connect a bypass capacitor across the Vss pin and the Vcc pin at equal length.
- Connect a bypass capacitor across the Vss pin and the Vcc pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and Vcc line.
- Connect the power source wiring via a bypass capacitor to the Vss pin and the Vcc pin.


Fig. 3.4.4 Bypass capacitor across the Vss line and the Vcc line

## APPENDIX

### 3.4.3 Wiring to analog input pins

- Connect an approximately $100 \Omega$ to $1 \mathrm{k} \Omega$ resistor to an analog signal line which is connected to an analog input pin in series. Besides, connect the resistor to the microcomputer as close as possible.
- Connect an approximately 1000 pF capacitor across the Vss pin and the analog input pin. Besides, connect the capacitor to the Vss pin as close as possible. Also, connect the capacitor across the analog input pin and the Vss pin at equal length.


## - Reason

Signals which is input in an analog input pin (such as an A/D converter/comparator input pin) are usually output signals from sensor. The sensor which detects a change of event is installed far from the printed circuit board with a microcomputer, the wiring to an analog input pin is longer necessarily. This long wiring functions as an antenna which feeds noise into the microcomputer, which causes noise to an analog input pin.
If a capacitor between an analog input pin and the $\mathrm{V}_{\text {ss }}$ pin is grounded at a position far away from the $\mathrm{V}_{\text {ss }}$ pin, noise on the GND line may enter a microcomputer through the capacitor.


Fig. 3.4.5 Analog signal line and a resistor and a capacitor

### 3.4.4 Oscillator concerns

Take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.
(1) Keeping oscillator away from large current signal lines

Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

## - Reason

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.


Fig. 3.4.6 Wiring for a large current signal line
(2) Installing oscillator away from signal lines where potential levels change frequently Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

## - Reason

Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.


Fig. 3.4.7 Wiring of signal lines where potential levels change frequently

## (3) Oscillator protection using Vss pattern

As for a two-sided printed circuit board, print a Vss pattern on the underside (soldering side) of the position (on the component side) where an oscillator is mounted.
Connect the Vss pattern to the microcomputer Vss pin with the shortest possible wiring. Besides, separate this Vss pattern from other Vss patterns.


Fig. 3.4.8 Vss pattern on the underside of an oscillator

### 3.4.5 Setup for I/O ports

Setup I/O ports using hardware and software as follows:

## <Hardware>

- Connect a resistor of $100 \Omega$ or more to an I/O port in series.


## <Software>

- As for an input port, read data several times by a program for checking whether input levels are equal or not.
- As for an output port, since the output data may reverse because of noise, rewrite data to its port latch at fixed periods.
- Rewrite data to direction registers and pull-up control registers at fixed periods.


Fig. 3.4.9 Setup for I/O ports

### 3.4.6 Providing of watchdog timer function by software

If a microcomputer runs away because of noise or others, it can be detected by a software watchdog timer and the microcomputer can be reset to normal operation. This is equal to or more effective than program runaway detection by a hardware watchdog timer. The following shows an example of a watchdog timer provided by software.
In the following example, to reset a microcomputer to normal operation, the main routine detects errors of the interrupt processing routine and the interrupt processing routine detects errors of the main routine. This example assumes that interrupt processing is repeated multiple times in a single main routine processing.

## <The main routine>

- Assigns a single byte of RAM to a software watchdog timer (SWDT) and writes the initial value N in the SWDT once at each execution of the main routine. The initial value N should satisfy the following condition:
$\mathrm{N}+1 \geq$ (Counts of interrupt processing executed in each main routine)
As the main routine execution cycle may change because of an interrupt processing or others, the initial value N should have a margin.
- Watches the operation of the interrupt processing routine by comparing the SWDT contents with counts of interrupt processing after the initial value N has been set.
- Detects that the interrupt processing routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:
If the SWDT contents do not change after interrupt processing.


## <The interrupt processing routine>

- Decrements the SWDT contents by 1 at each interrupt processing.
- Determines that the main routine operates normally when the SWDT contents are reset to the initial value N at almost fixed cycles (at the fixed interrupt processing count).
- Detects that the main routine has failed and determines to branch to the program initialization routine for recovery processing in the following case: If the SWDT contents are not initialized to the initial value N but continued to decrement and if they reach 0 or less.


Fig. 3.4.10 Watchdog timer by software

### 3.5 Control registers

## Port Pi



Fig. 3.5.1 Structure of Port Pi

## Port Pi direction register



Fig. 3.5.2 Structure of Port Pi direction register

Timer 12, X count source selection register


Fig. 3.5.3 Structure of Timer 12, $X$ count source selection register

Timer Y, Z count source selection register


Fig. 3.5.4 Structure of Timer $Y$, $Z$ count source selection register

MISRG
b7 b6 b5 b4 b3 b2 b1 b0


Notes 1: "0116" is set to Timer 1, "FF16" is set to Prescaler 12.
2: During operation in low-speed mode, it is possible automatically to switch to middle-speed mode owing to the rising of SCL/SDA.
3: When automatic switch to middle-speed mode from low-speed mode occurs, the values of CPU mode register (003B16) change.

Fig. 3.5.5 Structure of MISRG

## 12C data shift register



Note: When data is written to ${ }^{2} \mathrm{C}$ data shift register after the MST bit is set to " 0 " (slave mode), keep the interval for 8 machine cycles or more.
Also, when the read-modify-write instructions (SEB, CLB) are used during data transfer, the values may be undefined.

Fig. 3.5.6 Structure of $I^{2} C$ data shift register

## ${ }^{12} \mathrm{C}$ special mode status register



Notes 1: These bits and flags can be read out, but cannot be written.
2: These bits can be detected only when the data format selection bit (ALS) of $I^{2} \mathrm{C}$ control register is set to " 0 ".
3: This bit is initialized to " 1 " at reset, when the ACK interrupt control bit is " 0 ", or when writing " 1 " to the SCL pin low hold 2 flag set bit.
4: This bit is initialized to " 0 " at reset, when the $1^{2} \mathrm{C}$-BUS interface enable bit (ESO) is " 0 ", or when writing " 1 " to the STOP condition flag clear bit.

Fig. 3.5.7 Structure of $I^{2} \mathrm{C}$ special mode status register

## ${ }^{12} \mathrm{C}$ status register



Notes 1: These flags and bits are exclusive to input. When writing to these bits, write " 0 " to these bits.
2: These bits can be detected only when the data format selection bit (ALS) of $\mathrm{I}^{2} \mathrm{C}$ control register is set to " 0 ".
3: This bit can be set to " 1 " by program, but cannot be cleared to "0".
4: All bits are changed by hardware. Do not use the read-modify-write instructions (SEB, CLB).

Fig. 3.5.8 Structure of $I^{2} \mathrm{C}$ status register

## ${ }^{12} \mathrm{C}$ control register


$\mathrm{I}^{2} \mathrm{C}$ control register
(S1D: address 001416)


Note: Do not use the read-modify-write instruction because some bits change by hardware when the start condition is detected and the byte-transfer is completed.

Fig. 3.5.9 Structure of $I^{2} \mathrm{C}$ control register

## ${ }^{12} \mathrm{C}$ clock control register



Notes 1: Duty of SCL clock output is $50 \%$. The duty becomes 35 to $45 \%$ only when the highspeed clock mode is selected and CCR value $=5(400 \mathrm{kHz}$, at $\phi=4 \mathrm{MHz})$. H duration of the clock fluctuates from -4 to +2 machine cycles in the standard clock mode, and fluctuates from -2 to +2 machine cycles in the high-speed clock mode. In the case of negative fluctuation, the frequency does not increase because L duration is extended instead of H duration reduction.
These are values when SCL clock synchronization by the synchronous function is not performed. CCR value is the decimal notation value of the SCL frequency control bits CCR4 to CCRO.
2: Each value of SCL frequency exceeds the limit at $\phi=4 \mathrm{MHz}$ or more. When using these setting value, use $\phi$ of 4 MHz or less.
3: The data formula of SCL frequency is described below: $\phi /(8 \times$ CCR value) Standard clock mode $\phi /(4 \times$ CCR value) High-speed clock mode (CCR value $\neq 5)$ $\phi /(2 \times$ CCR value) High-speed clock mode (CCR value $=5)$ Do not set 0 to 2 as CCR value regardless of $\phi$ frequency. Set 100 kHz (max.) in the standard clock mode and 400 kHz (max.) in the high-speed clock mode to the SCL frequency by setting the SCL frequency control bits CCR4 to CCRO.

Fig. 3.5.10 Structure of $\mathrm{I}^{2} \mathrm{C}$ clock control register

## I²C START/STOP condition control register



Note: Fix SSC0 to 0 . Also, do not set SSC4 to SSC0 to odd values or 000002 .
Fig. 3.5.11 Structure of $I^{2} C$ START/STOP condition control register


Fig. 3.5.12 Structure of $I^{2} \mathrm{C}$ special mode control register

## Transmit/Receive buffer register 1, Transmit/Receive buffer register 3



Note: The contents of transmit buffer register cannot be read out. The data cannot be written to the receive buffer register.

Fig. 3.5.13 Structure of Transmit/Receive buffer register 1, Transmit/Receive buffer register 3

Serial I/O1 status register, Serial I/O3 status register


Fig. 3.5.14 Structure of Serial I/O1 status register, Serial I/O3 status register

Serial I/O1 control register


Fig. 3.5.15 Structure of Serial I/O1 control register

## UART1 control register



Fig. 3.5.16 Structure of UART1 control register

Baud rate generator $\mathrm{i}(\mathrm{i}=1,3)$


Note: Write to this register while transmit/receive operation is stopped.

Fig. 3.5.17 Structure of Baud rate generator i

## Serial I/O2 control register



Serial I/O2 control register
(SIO2CON: address 001D16)


Fig. 3.5.18 Structure of Serial I/O2 control register

## Watchdog timer control register



Fig. 3.5.19 Structure of Watchdog timer control register

## Serial I/O2 register



Fig. 3.5.20 Structure of Serial I/O2 register

## Prescaler 12, Prescaler X, Prescaler Y



Fig. 3.5.21 Structure of Prescaler 12, Prescaler X, Prescaler Y

## Timer 1



Fig. 3.5.22 Structure of Timer 1

## Timer 2, Timer X , Timer Y



Fig. 3.5.23 Structure of Timer 2, Timer X, Timer $\mathbf{Y}$

Timer XY mode register


Fig. 3.5.24 Structure of Timer XY mode register

Table 3.5.1 CNTR ${ }_{0} /$ CNTR $_{1}$ active edge switch bit function

| Timer X/Timer Y operation modes | CNTRo/CNTR ${ }_{1}$ active edge switch bit (bits 2 and 6 of address $0023_{16}$ ) contents |
| :---: | :---: |
| Timer mode | "0" CNTRo/CNTR1 interrupt request occurrence: Falling edge <br> ; No influence to timer count |
|  | "1" CNTRo/CNTR1 interrupt request occurrence: Rising edge ; No influence to timer count |
| Pulse output mode | "0"Pulse output start: Beginning at "H" level <br> CNTRo/CNTR 1 interrupt request occurrence: Falling edge |
|  | "1"Pulse output start: Beginning at " $L$ " level <br> CNTRo/CNTR 1 interrupt request occurrence: Rising edge |
| Event counter mode | "0"Timer X/Timer Y: Rising edge count <br> CNTRo/CNTR <br> 1 interrupt request occurrence: Falling edge |
|  | "1" Timer X/Timer Y: Falling edge count |
| Pulse width measurement mode | "0" $\begin{array}{l}\text { Timer X/Timer Y: " } \mathrm{H} \text { " level width measurement } \\ \text { CNTRo/CNTR } 1 \text { interrupt request occurrence: Falling edge }\end{array}$ |
|  | "1" $\begin{aligned} & \text { Timer X/Timer Y: "L" level width measurement } \\ & \text { CNTRo/CNTR1 interrupt request occurrence: Rising edge }\end{aligned}$ |

Timer Z low-order, Timer Z high-order

| $\mathrm{b7} \mathrm{~b} 6 \mathrm{~b} 54 \mathrm{~b} 3 \mathrm{~b} 2 \mathrm{~b} 1 \mathrm{b0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Fig. 3.5.25 Structure of Timer Z low-order, Timer Z high-order

Timer Z mode register


Note: When selecting the modes except the timer/event counter mode, set " 0 " to this bit.

Fig. 3.5.26 Structure of Timer Z mode register

Table 3.5.2 CNTR $_{2}$ active edge switch bit function

| Timer Z operation modes |  | CNTR ${ }_{2}$ active edge switch bit (bit 5 of address $002 \mathrm{~A}_{16}$ ) contents |
| :---: | :---: | :---: |
| Timer mode | "0" | CNTR2 interrupt request occurrence: Falling edge <br> ; No influence to timer count |
|  | "1" | CNTR2 interrupt request occurrence: Rising edge <br> ; No influence to timer count |
| Event counter mode | "0" | Timer Z: Rising edge count CNTR2 interrupt request occurrence: Falling edge |
|  | "1" | Timer Z: Falling edge count CNTR2 interrupt request occurrence: Rising edge |
| Pulse output mode | "0" | Pulse output start: Beginning at "H" level CNTR2 interrupt request occurrence: Falling edge |
|  | "1" | Pulse output start: Beginning at "L" level CNTR2 interrupt request occurrence: Rising edge |
| Pulse period measurement mode | "0" | Timer Z: Period from falling edge to the next falling edge measurement CNTR2 interrupt request occurrence: Falling edge |
|  | "1" | Timer Z: Period from rising edge to the next rising edge measurement CNTR2 interrupt request occurrence: Rising edge |
| Pulse width measurement mode | "0" | Timer Z: "H" level width measurement CNTR2 interrupt request occurrence: Falling edge |
|  | "1" | Timer Z: "L" level width measurement CNTR2 interrupt request occurrence: Rising edge |
| Programmable one-shot generating mode | "0" | Timer Z: after start outputting "L", "H" one-shot pulse generated CNTR2 interrupt request occurrence: Falling edge |
|  | "1" | Timer Z: after start outputting " H ", " L " one-shot pulse generated CNTR2 interrupt request occurrence: Rising edge |



Fig. 3.5.27 Structure of PWM control register


Fig. 3.5.28 Structure of PWM prescaler

## PWM register



Fig. 3.5.29 Structure of PWM register

## Serial I/O3 control register



Serial I/O3 control register
(SIO3CON: address 003216)

| b | Name | Functions | At reset | R W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | BRG count source selection bit (CSS) | $\begin{aligned} & \hline 0: f(\mathrm{XIN}) \\ & 1: \mathrm{f}(\mathrm{XIN}) / 4 \\ & \hline \end{aligned}$ | 0 | $0: 0$ |
| 1 | Serial I/O3 synchronous clock selection bit (SCS) | When clock synchronous serial I/O is selected, 0 : BRG output divided by 4 1: External clock input When UART is selected, 0: BRG output divided by 16 <br> 1: External clock input divided by 16 | 0 | $0$ |
| 2 | SRDY3 output enable bit (SRDY) | $\begin{aligned} & \hline \text { 0: I/O port (P37) } \\ & \text { 1: SRDY3 output pin } \end{aligned}$ | 0 | 0 |
| 3 | Transmit interrupt source selection bit (TIC) | 0 : Transmit buffer empty <br> 1: Transmit shift operation completion | 0 | 0 |
| 4 | Transmit enable bit (TE) | 0: Transmit disabled <br> 1: Transmit enabled | 0 | 0 |
| 5 | Receive enable bit (RE) | 0 : Receive disabled <br> 1: Receive enabled | 0 | 0 |
| 6 | Serial I/O3 mode selection bit (SIOM) | 0: UART <br> 1: Clock synchronous serial I/O | 0 | 0 |
| 7 | Serial I/O3 enable bit (SIOE) | 0: Serial I/O3 disabled (P34 to P37: normal I/O pins) <br> 1: Serial I/O3 disabled (P34 to P37: Serial I/O pins) | 0 | 0 |

Fig. 3.5.30 Structure of Serial I/O3 control register

## UART3 control register



Fig. 3.5.31 Structure of UART3 control register

## AD/DA control register



Fig. 3.5.32 Structure of AD/DA control register

## AD conversion register 1

b7 b6 b5 b4 b3 b2 b1 b0


Fig. 3.5.33 Structure of AD conversion register 1
DAi conversion register
b7 b6 b5 b4 b3 b2 b1 b0

DAi conversion register ( $\mathrm{i}=1,2$ )
(DAi: addresses 003616, 003716)

| b | Functions | At reset | R W |
| :---: | :---: | :---: | :---: |
| 0 | This is D/A output value stored bits. This is write exclusive register. | 0 | - |
| 1 |  | 0 | $\times$ |
| 2 |  | 0 | $\times$ |
| 3 |  | 0 | $\times 10$ |
| 4 |  | 0 | $\times 10$ |
| 5 |  | 0 | $\times$ |
| 6 |  | 0 | X:O |
| 7 |  | 0 | x:O |

Fig. 3.5.34 Structure of DAi conversion register (i=1, 2)

## AD conversion register 2



Fig. 3.5.35 Structure of AD conversion register 2

## Interrupt source selection register


*1: Do not write 1 to these bits simultaneously.
*2: Do not write 1 to these bits simultaneously.

Fig. 3.5.36 Structure of Interrupt source selection register

Interrupt edge selection register


Fig. 3.5.37 Structure of Interrupt edge selection register


Fig. 3.5.38 Structure of CPU mode register

## Interrupt request register 1


*: 0 can be set by software, but 1 cannot be set.

Fig. 3.5.39 Structure of Interrupt request register 1


Fig. 3.5.40 Structure of Interrupt request register 2

## Interrupt control register 1



Fig. 3.5.41 Structure of Interrupt control register 1

## Interrupt control register 2



Fig. 3.5.42 Structure of Interrupt control register 2

Flash memory control register 0


Notes 1: For this bit to be set to " 1 ", the user needs to write a " 0 " and then a " 1 " to it in succession. For this bit to be set to " 0 ", write " 0 " only to this bit.
2: This bit can be written only when the CPU rewrite mode select bit is " 1 ".
3: Effective only when the CPU rewrite mode select bit = "1". Fix this bit to " 0 " when the CPU rewrite mode select bit is " 0 ".
4: When setting this bit to " 1 " (when the control circuit of flash memory is reset), the flash memory cannot be accessed for $10 \mu \mathrm{~s}$.
5: Write to this bit from program on RAM.

Fig. 3.5.43 Structure of Flash memory control register 0

Flash memory control register 1


Notes 1: For this bit to be set to " 1 ", the user needs to write a " 0 " and then
a "1" to it in succession.
2: Only when the erase suspend bit is " 1 ", this bit is valid.

Fig. 3.5.44 Structure of Flash memory control register 1

## Flash memory control register 2



Notes 1: For this bit to be set to " 1 ", the user needs to write a " 0 " and then a "1" to it in succession.
2: Effective only when the CPU rewrite mode select bit = " 1 ".
Fig. 3.5.45 Structure of Flash memory control register 2

Port Pi pull-up control register ( $\mathrm{i}=0$ to 2,4 to 6 )


Fig. 3.5.46 Structure of Port Pi pull-up control register (i=0 to 2, 4 to 6)

## Port P3 pull-up control register



Fig. 3.5.47 Structure of Port P3 pull-up control register
$\underline{{ }^{2} \mathrm{C} \text { slave address register } \mathrm{i}(\mathrm{i}=0 \text { to } 2)}$

$I^{2} \mathrm{C}$ slave address register i ( $\mathrm{i}=0$ to 2 )
(S0D0, S0D1, S0D2: addresses 0FF716, 0FF816, 0FF916)

| b | Name | Functions | At reset | R W |
| :---: | :---: | :---: | :---: | :---: |
| 0 | Read/ $\overline{\text { Write bit }}$ (RWB) | 0: Write bit <br> 1: Read bit | 0 | O |
| 1 | Slave address(SAD0, SAD1, SAD2,SAD3, SAD4, SAD5SAD6) | The contents of these bits are compared with the address data transmitted from master. | 0 | $\mathrm{O}: \mathrm{O}$ |
| 2 |  |  | 0 | $0: 0$ |
| 3 |  |  | 0 | $0: 0$ |
| 4 |  |  | 0 | $0: 0$ |
| 5 |  |  | 0 | $0: 0$ |
| 6 |  |  | 0 | $0: 0$ |
| 7 |  |  | 0 | 0 |

Note: When the read-modify-write instructions (SEB, CLB) are used at detection of stop condition, the values may be undefined.

Fig. 3.5.48 Structure of $I^{2} \mathrm{C}$ slave address register $\mathrm{i}(\mathrm{i}=0$ to 2 )

### 3.6 Package outline

64P6N-A

| EIAJ Package Code | JEDEC Code | Weight(g) | Lead Material |
| :---: | :---: | :---: | :---: |
| QFP64-P-1414-0.80 | - | 1.11 | Alloy 42 |




Plastic 64pin $14 \times 14 \mathrm{~mm}$ body QFP


Recommended Mount Pad

| Symbol | Dimension in Millimeters |  |  |
| :---: | :---: | :---: | :---: |
|  | Min | Nom | Max |
| A | - | - | 3.05 |
| A 1 | 0 | 0.1 | 0.2 |
| A 2 | - | 2.8 | - |
| b | 0.3 | 0.35 | 0.45 |
| c | 0.13 | 0.15 | 0.2 |
| D | 13.8 | 14.0 | 14.2 |
| E | 13.8 | 14.0 | 14.2 |
| e | - | 0.8 | - |
| HD | 16.5 | 16.8 | 17.1 |
| HE | 16.5 | 16.8 | 17.1 |
| L | 0.4 | 0.6 | 0.8 |
| L 1 | - | 1.4 | - |
| y | - | - | 0.1 |
| $\theta$ | $0^{\circ}$ | - | $10^{\circ}$ |
| b 2 | - | 0.5 | - |
| I 2 | 1.3 | - | - |
| MD | - | 14.6 | - |
| ME | - | 14.6 | - |

64P4B
Plastic 64pin 750mil SDIP

| EIAJ Package Code | JEDEC Code | Weight(g) | Lead Material |
| :---: | :---: | :---: | :---: |
| SDIP64-P-750-1.78 | - | 7.9 | Alloy 42/Cu Alloy |



64P6Q-A

| EIAJ Package Code | JEDEC Code | Weight(g) | Lead Material |
| :---: | :---: | :---: | :---: |
| LQFP64-P-1010-0.5 | - |  | Cu Alloy |




Plastic 64pin $10 \times 10 \mathrm{~mm}$ body LQFP

|  |  |  |  |
| :---: | :---: | :---: | :---: |
| Recommended Mount Pad |  |  |  |
| Symbol | Dimension in Millimeters |  |  |
|  | Min | Nom | Max |
| A | - | - | 1.7 |
| A 1 | 0 | 0.1 | 0.2 |
| A 2 | - | 1.4 | - |
| b | 0.13 | 0.18 | 0.28 |
| c | 0.105 | 0.125 | 0.175 |
| D | 9.9 | 10.0 | 10.1 |
| E | 9.9 | 10.0 | 10.1 |
| e | - | 0.5 | - |
| HD | 11.8 | 12.0 | 12.2 |
| HE | 11.8 | 12.0 | 12.2 |
| L | 0.3 | 0.5 | 0.7 |
| L 1 | - | 1.0 | - |
| Lp | 0.45 | 0.6 | 0.75 |
| A 3 | - | 0.25 | - |
| X | - | - | 0.08 |
| y | - | - | 0.1 |
| $\theta$ | 0 | - | 10 i |
| b 2 | - | 0.225 | - |
| I 2 | 1.0 | - | - |
| MD | - | 10.4 | - |
| ME | - | 10.4 | - |

64P6U-A


### 3.7 Machine instructions

| Symbol | Function | Details | Addressing mode |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IMP |  |  | IMM |  |  | A |  |  | BIT, A, R |  |  | ZP |  |  | BIT, ZP, R |  |  |
|  |  |  | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# |
| ADC (Note 1) (Note 5) | $\begin{aligned} & \text { When } T=0 \\ & A \leftarrow A+M+C \\ & \text { When } T=1 \\ & M(X) \leftarrow M(X)+M+C \end{aligned}$ | When $\mathrm{T}=0$, this instruction adds the contents $\mathrm{M}, \mathrm{C}$, and A ; and stores the results in A and C . When $\mathrm{T}=1$, this instruction adds the contents of $M(X), M$ and $C$; and stores the results in $M(X)$ and $C$. When $T=1$, the contents of $A$ remain unchanged, but the contents of status flags are changed. <br> $\mathrm{M}(\mathrm{X})$ represents the contents of memory where is indicated by $X$. |  |  |  | 69 | 2 | 2 |  |  |  |  |  |  | 65 | 3 | 2 |  |  |  |
| AND <br> (Note 1) | $\begin{aligned} & \text { When } T=0 \\ & A \leftarrow A \wedge M \\ & \text { When } T=1 \\ & M(X) \leftarrow M(X) \wedge M \end{aligned}$ | When $\mathrm{T}=0$, this instruction transfers the contents of $A$ and $M$ to the ALU which performs a bit-wise AND operation and stores the result back in A. <br> When $\mathrm{T}=1$, this instruction transfers the contents $M(X)$ and $M$ to the ALU which performs a bit-wise AND operation and stores the results back in $M(X)$. When $T=1$, the contents of $A$ remain unchanged, but status flags are changed. <br> $M(X)$ represents the contents of memory where is indicated by $X$. |  |  |  | 29 | 2 | 2 |  |  |  | , |  |  | 25 | 3 | 2 |  |  |  |
| ASL | $\begin{array}{cc} 7 & 0 \\ C & \square \end{array}$ | This instruction shifts the content of A or M by one bit to the left, with bit 0 always being set to 0 and bit 7 of A or M always being contained in C. |  |  |  | + | - |  | OA | 2 | 1 |  |  |  | 06 | 5 | 2 |  |  |  |
| BBC <br> (Note 4) | Ai or $\mathrm{Mi}=0$ ? | This instruction tests the designated bit i of M or A and takes a branch if the bit is 0 . The branch address is specified by a relative address. If the bit is 1 , next instruction is executed. |  |  |  |  |  |  |  |  |  | $\left.\begin{gathered} 13 \\ 2 \\ 20 \mathrm{i} \end{gathered} \right\rvert\,$ | 4 | 2 |  |  |  | $\left\|\begin{array}{c} 17 \\ 20 \\ 20 \mathrm{i} \end{array}\right\|$ | 5 | 3 |
| $\begin{aligned} & \text { BBS } \\ & \text { (Note 4) } \end{aligned}$ | Ai or $\mathrm{Mi}=1$ ? | This instruction tests the designated bit $i$ of the $M$ or $A$ and takes a branch if the bit is 1 . The branch address is specified by a relative address. If the bit is 0 , next instruction is executed. |  |  |  |  |  |  |  |  |  | $\left.\begin{array}{\|c\|} 03 \\ 2 \\ 20 i \end{array} \right\rvert\,$ | 4 | 2 |  |  |  | $\left.\begin{gathered} 07 \\ 2+{ }_{2} \end{gathered} \right\rvert\,$ | 5 | 3 |
| BCC <br> (Note 4) | $\mathrm{C}=0$ ? | This instruction takes a branch to the appointed address if C is 0 . The branch address is specified by a relative address. If C is 1 , the next instruction is executed. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { BCS } \\ & \text { (Note 4) } \end{aligned}$ | $C=1 ?$ | This instruction takes a branch to the appointed address if $C$ is 1 . The branch address is specified by a relative address. If C is 0 , the next instruction is executed. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BEQ <br> (Note 4) | $\mathrm{Z}=1$ ? | This instruction takes a branch to the appointed address when Z is 1 . The branch address is specified by a relative address. If $Z$ is 0 , the next instruction is executed. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BIT | $A \wedge M$ | This instruction takes a bit-wise logical AND of $A$ and $M$ contents; however, the contents of $A$ and M are not modified. <br> The contents of $\mathrm{N}, \mathrm{V}, \mathrm{Z}$ are changed, but the contents of $A, M$ remain unchanged. |  |  |  |  |  |  |  |  |  |  |  |  | 24 | 3 | 2 |  |  |  |
| BMI <br> (Note 4) | $\mathrm{N}=1$ ? | This instruction takes a branch to the appointed address when N is 1 . The branch address is specified by a relative address. If $N$ is 0 , the next instruction is executed. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BNE <br> (Note 4) | $\mathrm{Z}=0$ ? | This instruction takes a branch to the appointed address if $Z$ is 0 . The branch address is specified by a relative address. If $Z$ is 1 , the next instruction is executed. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |







| Symbol | Function | Details | Addressing mode |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IMP |  |  | IMM |  |  | A |  |  | BIT, A |  |  | ZP |  |  | BIT, ZP |  |  |
|  |  |  | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# |
| LSR | $\stackrel{7}{0}{ }_{0}^{0} \rightarrow \square$ | This instruction shifts either A or M one bit to the right such that bit 7 of the result always is set to 0 , and the bit 0 is stored in C. |  |  |  |  |  |  | 4A | 2 | 1 |  |  |  | 46 | 5 | 2 |  |  |  |
| MUL | $\begin{aligned} & M(S) \cdot A \leftarrow A * M(z z+X) \\ & S \leftarrow S-1 \end{aligned}$ | This instruction multiply Accumulator with the memory specified by the Zero Page X address mode and stores the high-order byte of the result on the Stack and the low-order byte in A. |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| NOP | $\mathrm{PC} \leftarrow \mathrm{PC}+1$ | This instruction adds one to the PC but does no other operation. | EA | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ORA <br> (Note 1) | When $\mathrm{T}=0$ <br> $A \leftarrow A \vee M$ <br> When $\mathrm{T}=1$ <br> $M(X) \leftarrow M(X) \vee M$ | When $\mathrm{T}=0$, this instruction transfers the contents of A and M to the ALU which performs a bit-wise "OR", and stores the result in A. When $\mathrm{T}=1$, this instruction transfers the contents of $M(X)$ and the $M$ to the ALU which performs a bit-wise OR, and stores the result in $\mathrm{M}(\mathrm{X})$. The contents of A remain unchanged, but status flags are changed. <br> $M(X)$ represents the contents of memory where is indicated by X . |  |  |  | 09 | 2 | $2$ |  |  |  |  |  |  | 05 | 3 | 2 |  |  |  |
| PHA | $\begin{aligned} & M(S) \leftarrow A \\ & S \leftarrow S-1 \end{aligned}$ | This instruction pushes the contents of A to the memory location designated by S , and decrements the contents of $S$ by one. | 48 | 3 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PHP | $\begin{aligned} & M(S) \leftarrow P S \\ & S \leftarrow S-1 \end{aligned}$ | This instruction pushes the contents of PS to the memory location designated by S and decrements the contents of $S$ by one. | 08 | 3 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PLA | $\begin{aligned} & S \leftarrow S+1 \\ & A \leftarrow M(S) \end{aligned}$ | This instruction increments $S$ by one and stores the contents of the memory designated by $S$ in $A$. | 68 | 4 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| PLP | $\begin{aligned} & S \leftarrow S+1 \\ & P S \leftarrow M(S) \end{aligned}$ | This instruction increments $S$ by one and stores the contents of the memory location designated by S in PS. | 28 | 4 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| ROL | $\stackrel{7 \quad 0}{\leftarrow \square} \leftarrow \square$ | This instruction shifts either A or M one bit left through C. C is stored in bit 0 and bit 7 is stored in C. |  |  |  |  |  |  | 2A | 2 | 1 |  |  |  | 26 | 5 | 2 |  |  |  |
| ROR |  | This instruction shifts either A or M one bit right through C . C is stored in bit 7 and bit 0 is stored in C. |  |  |  |  |  |  | 6A | 2 | 1 |  |  |  | 66 | 5 | 2 |  |  |  |
| RRF | $\begin{array}{r} 7 \quad 0 \\ \rightarrow \square \\ \hline \end{array}$ | This instruction rotates 4 bits of the M content to the right. |  |  |  |  |  |  |  |  |  |  |  |  | 82 | 8 | 2 |  |  |  |
| RTI | $\begin{aligned} & S \leftarrow S+1 \\ & P S \leftarrow M(S) \\ & S \leftarrow S+1 \\ & P C L \leftarrow M(S) \\ & S \leftarrow S+1 \\ & P C H \leftarrow M(S) \end{aligned}$ | This instruction increments $S$ by one, and stores the contents of the memory location designated by $S$ in PS. $S$ is again incremented by one and stores the contents of the memory location designated by $S$ in PCL. $S$ is again incremented by one and stores the contents of memory location designated by S in PC . | 40 | 6 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| RTS | $\begin{aligned} & S \leftarrow S+1 \\ & P C L \leftarrow M(S) \\ & S \leftarrow S+1 \\ & P C H \leftarrow M(S) \\ & (P C) \leftarrow(P C)+1 \end{aligned}$ | This instruction increments $S$ by one and stores the contents of the memory location designated by $S$ in PCL. $S$ is again incremented by one and the contents of the memory location is stored in PCH. PC is incremented by 1 . | 60 | 6 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



| Symbol | Function | Details | Addressing mode |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | IMP |  |  | IMM |  |  | A |  |  | BIT, A |  |  | ZP |  |  | BIT, ZP |  |  |
|  |  |  | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# | OP | n | \# |
| SBC (Note 1) (Note 5) | $\begin{aligned} & \text { When } T=0 \\ & A \leftarrow A-M-C \\ & \text { When } T=1 \\ & M(X) \leftarrow M(X)-M-C \end{aligned}$ | When $\mathrm{T}=0$, this instruction subtracts the value of M and the complement of C from A , and stores the results in A and C . <br> When $\mathrm{T}=1$, the instruction subtracts the contents of M and the complement of C from the contents of $M(X)$, and stores the results in $M(X)$ and $C$. <br> A remain unchanged, but status flag are changed. <br> $\mathrm{M}(\mathrm{X})$ represents the contents of memory where is indicated by X . |  |  |  | E9 | 2 | 2 |  |  |  |  |  |  | E5 | 3 | 2 |  |  |  |
| SEB | Ai or $\mathrm{Mi} \leftarrow 1$ | This instruction sets the designated bit i of A or M. |  |  |  |  |  |  |  |  |  | $\begin{array}{r} 0 \mathrm{~B} \\ 20 \mathrm{i} \\ \hline 2 \end{array}$ | 2 | 1 |  |  |  | $\begin{aligned} & 0 \mathrm{~F} \\ & 2+\mathrm{i} \\ & 2 \mathrm{i} \\ & \hline \end{aligned}$ | 5 | 2 |
| SEC | $C \leftarrow 1$ | This instruction sets C. | 38 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SED | $D \leftarrow 1$ | This instruction set D. | F8 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SEI | $1 \leftarrow 1$ | This instruction set I. | 78 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| SET | $\mathrm{T} \leftarrow 1$ | This instruction set T. | 32 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| STA | $\mathrm{M} \leftarrow \mathrm{A}$ | This instruction stores the contents of $A$ in $M$. The contents of A does not change. | - |  |  |  |  |  |  |  |  |  |  |  | 85 | 4 | 2 |  |  |  |
| STP |  | This instruction resets the oscillation control F/ F and the oscillation stops. Reset or interrupt input is needed to wake up from this mode. | 42 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| STX | $\mathrm{M} \leftarrow \mathrm{X}$ | This instruction stores the contents of $X$ in $M$. The contents of X does not change. |  |  |  |  |  |  |  |  |  |  |  |  | 86 | 4 | 2 |  |  |  |
| STY | $M \leftarrow Y$ | This instruction stores the contents of Y in M . The contents of Y does not change. |  |  |  |  |  |  |  |  |  |  |  |  | 84 | 4 | 2 |  |  |  |
| TAX | $X \leftarrow A$ | This instruction stores the contents of A in X . The contents of A does not change. | AA | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| TAY | $\mathrm{Y} \leftarrow \mathrm{A}$ | This instruction stores the contents of A in Y . The contents of A does not change. | A8 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| TST | $\mathrm{M}=0$ ? | This instruction tests whether the contents of M are " 0 " or not and modifies the N and Z . |  |  |  |  |  |  |  |  |  |  |  |  | 64 | 3 | 2 |  |  |  |
| TSX | $x \leftarrow s$ | This instruction transfers the contents of $S$ in $X$. | BA | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| TXA | $\mathrm{A} \leftarrow \mathrm{X}$ | This instruction stores the contents of X in A . | 8A | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| TXS | $S \leftarrow x$ | This instruction stores the contents of X in S . | 9 A | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| TYA | $A \leftarrow Y$ | This instruction stores the contents of Y in A . | 98 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| WIT |  | The WIT instruction stops the internal clock but not the oscillation of the oscillation circuit is not stopped. <br> CPU starts its function after the Timer X over flows (comes to the terminal count). All registers or internal memory contents except Timer X will not change during this mode. (Of course needs VDD). | C2 | 2 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |



| Symbol | Contents | Symbol | Contents |
| :---: | :---: | :---: | :---: |
| IMP | Implied addressing mode | + | Addition |
| IMM | Immediate addressing mode | - | Subtraction |
| A | Accumulator or Accumulator addressing mode | * | Multiplication |
| BIT, A | Accumulator bit addressing mode | 1 | Division |
| BIT, A, R | Accumulator bit relative addressing mode | $\wedge$ | Logical OR |
| ZP | Zero page addressing mode | V | Logical AND |
| BIT, ZP | Zero page bit addressing mode | $\forall$ | Logical exclusive OR |
| BIT, ZP, R | Zero page bit relative addressing mode | - | Negation |
| ZP, X | Zero page X addressing mode | $\leftarrow$ | Shows direction of data flow |
| ZP, Y | Zero page Y addressing mode | X | Index register X |
| ABS | Absolute addressing mode | Y | Index register Y |
| ABS, $X$ | Absolute X addressing mode | S | Stack pointer |
| ABS, Y | Absolute Y addressing mode | PC | Program counter |
| IND | Indirect absolute addressing mode | PS | Processor status register |
|  |  | PCH | 8 high-order bits of program counter |
| ZP, IND | Zero page indirect absolute addressing mode | PCL | 8 low-order bits of program counter |
|  |  | ADH | 8 high-order bits of address |
| IND, X | Indirect X addressing mode | ADL | 8 low-order bits of address |
| IND, Y | Indirect Y addressing mode | FF | FF in Hexadecimal notation |
| REL | Relative addressing mode | nn | Immediate value |
| SP | Special page addressing mode | zz | Zero page address |
| C | Carry flag Zero flag | M | Memory specified by address designation of any addressing mode |
| I | Interrupt disable flag | $\mathrm{M}(\mathrm{X})$ | Memory of address indicated by contents of index register X |
| B | Break flag | M(S) | Memory of address indicated by contents of stack |
| T | X-modified arithmetic mode flag |  | pointer |
| V | Overflow flag | $\mathrm{M}(\mathrm{ADH}, \mathrm{ADL})$ | Contents of memory at address indicated by ADH and |
| N | Negative flag |  | $A D L$, in $A D H$ is 8 high-order bits and $A D L$ is 8 low-order bits. |
|  |  | $\mathrm{M}(00, A D L)$ | Contents of address indicated by zero page ADL |
|  |  |  | Bit i ( $\mathrm{i}=0$ to 7) of accumulator |
|  |  | Mi | Bit i ( $\mathrm{i}=0$ to 7) of memory |
|  |  | OP | Opcode |
|  |  | n | Number of cycles |
|  |  | \# | Number of bytes |

### 3.8 List of instruction code

|  |  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| 0000 | 0 | BRK | $\begin{gathered} \text { ORA } \\ \text { IND, } X \end{gathered}$ | $\begin{gathered} \text { JSR } \\ \text { ZP, IND } \end{gathered}$ | $\begin{aligned} & \text { BBS } \\ & 0, \mathrm{~A} \end{aligned}$ | - | $\begin{aligned} & \text { ORA } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { ASL } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & 0, \mathrm{ZP} \end{aligned}$ | PHP | ORA IMM | $\begin{gathered} \text { ASL } \\ \text { A } \end{gathered}$ | $\begin{aligned} & \text { SEB } \\ & 0, A \end{aligned}$ | - | $\begin{aligned} & \text { ORA } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { ASL } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & 0, \mathrm{ZP} \end{aligned}$ |
| 0001 | 1 | BPL | $\begin{gathered} \text { ORA } \\ \text { IND, } Y \end{gathered}$ | CLT | $\begin{gathered} \mathrm{BBC} \\ 0, \mathrm{~A} \end{gathered}$ | - | $\begin{aligned} & \text { ORA } \\ & \text { ZP, } \end{aligned}$ | $\begin{aligned} & \text { ASL } \\ & \text { ZP, X } \end{aligned}$ | $\begin{aligned} & \mathrm{BBC} \\ & \mathrm{0}, \mathrm{ZP} \end{aligned}$ | CLC | $\begin{gathered} \text { ORA } \\ \text { ABS, } Y \end{gathered}$ | $\begin{gathered} \text { DEC } \\ \text { A } \end{gathered}$ | $\begin{aligned} & \text { CLB } \\ & 0, \mathrm{~A} \end{aligned}$ | - | $\left\|\begin{array}{c} \text { ORA } \\ \text { ABS, } x \end{array}\right\|$ | $\begin{gathered} \text { ASL } \\ \text { ABS, } X \end{gathered}$ | $\begin{aligned} & \text { CLB } \\ & \mathbf{0 , Z P} \end{aligned}$ |
| 0010 | 2 | $\begin{aligned} & \text { JSR } \\ & \text { ABS } \end{aligned}$ | $\begin{array}{\|c\|} \text { AND } \\ \text { IND, } X \end{array}$ | $\begin{aligned} & \text { JSR } \\ & \text { SP } \end{aligned}$ | $\begin{gathered} \text { BBS } \\ \text { 1, A } \end{gathered}$ | $\begin{aligned} & \text { BIT } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { AND } \\ & \text { ZP } \end{aligned}$ | $\begin{gathered} \text { ROL } \\ \mathbf{Z P} \end{gathered}$ | $\begin{aligned} & \text { BBS } \\ & \mathbf{1 , Z P} \end{aligned}$ | PLP | AND IMM | $\begin{gathered} \text { ROL } \\ \text { A } \end{gathered}$ | $\begin{aligned} & \text { SEB } \\ & 1, A \end{aligned}$ | $\begin{aligned} & \text { BIT } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { AND } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { ROL } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & 1, \mathrm{ZP} \end{aligned}$ |
| 0011 | 3 | BMI | AND IND, Y | SET | $\begin{aligned} & \text { BBC } \\ & \text { 1, A } \end{aligned}$ | - | $\begin{aligned} & \text { AND } \\ & \text { ZP, } \end{aligned}$ | $\begin{aligned} & \text { ROL } \\ & \text { ZP, X } \end{aligned}$ | $\begin{aligned} & \text { BBC } \\ & \text { 1, ZP } \end{aligned}$ | SEC | $\begin{gathered} \text { AND } \\ \text { ABS, } Y \end{gathered}$ | $\begin{gathered} \text { INC } \\ \text { A } \end{gathered}$ | $\begin{aligned} & \text { CLB } \\ & 1, \mathrm{~A} \end{aligned}$ | $\begin{gathered} \text { LDM } \\ \text { ZP } \end{gathered}$ | $\begin{array}{\|c} \text { AND } \\ \text { ABS, } x \end{array}$ | $\left\|\begin{array}{c} \mathrm{ROL} \\ \mathrm{ABS}, \mathrm{X} \end{array}\right\|$ | $\begin{aligned} & \text { CLB } \\ & \mathbf{1}, \mathrm{ZP} \end{aligned}$ |
| 0100 | 4 | RTI | $\begin{array}{\|c} \text { EOR } \\ \text { IND, } X \end{array}$ | STP | $\begin{aligned} & \text { BBS } \\ & 2, \mathrm{~A} \end{aligned}$ | $\begin{gathered} \text { COM } \\ \text { ZP } \end{gathered}$ | $\begin{aligned} & \text { EOR } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { LSR } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & \text { 2, ZP } \end{aligned}$ | PHA | EOR IMM | $\begin{gathered} \text { LSR } \\ \text { A } \end{gathered}$ | $\begin{aligned} & \text { SEB } \\ & 2, A \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { EOR } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { LSR } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & 2, \mathrm{ZP} \end{aligned}$ |
| 0101 | 5 | BVC | $\begin{array}{\|c\|} \text { EOR } \\ \text { IND, } Y \end{array}$ | - | $\begin{gathered} \text { BBC } \\ 2, A \end{gathered}$ | - | $\begin{aligned} & \text { EOR } \\ & \text { ZP, X } \end{aligned}$ | $\begin{aligned} & \text { LSR } \\ & \text { ZP, } \end{aligned}$ | $\begin{aligned} & \text { BBC } \\ & \text { 2, ZP } \end{aligned}$ | CLI | $\begin{gathered} \text { EOR } \\ \text { ABS, } Y \end{gathered}$ | - | $\begin{aligned} & \text { CLB } \\ & \text { 2, } A \end{aligned}$ | - | $\left\lvert\, \begin{gathered} \text { EOR } \\ \text { ABS, } x \end{gathered}\right.$ | $\left\lvert\, \begin{gathered} \text { LSR } \\ \text { ABS, } x \end{gathered}\right.$ | $\begin{aligned} & \text { CLB } \\ & 2, \mathrm{ZP} \end{aligned}$ |
| 0110 | 6 | RTS | $\begin{array}{\|c\|} \text { ADC } \\ \text { IND, } x \end{array}$ | $\begin{aligned} & \text { MUL } \\ & \text { ZP, X } \end{aligned}$ | $\begin{gathered} \text { BBS } \\ 3, \mathrm{~A} \end{gathered}$ | $\begin{aligned} & \text { TST } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { ROR } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & 3, \mathrm{ZP} \end{aligned}$ | PLA | ADC IMM | $\begin{gathered} \text { ROR } \\ \text { A } \end{gathered}$ | $\begin{aligned} & \text { SEB } \\ & 3, A \end{aligned}$ | $\begin{aligned} & \text { JMP } \\ & \text { IND } \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { ROR } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & 3, \mathrm{ZP} \end{aligned}$ |
| 0111 | 7 | BVS | $\begin{gathered} \text { ADC } \\ \text { IND, } Y \end{gathered}$ | - | $\begin{gathered} \mathrm{BBC} \\ 3, \mathrm{~A} \end{gathered}$ | - | $\begin{aligned} & \text { ADC } \\ & \mathrm{ZP}, \mathrm{X} \end{aligned}$ | $\begin{aligned} & \text { ROR } \\ & \text { ZP, X } \end{aligned}$ | $\begin{aligned} & \mathrm{BBC} \\ & 3, \mathrm{ZP} \end{aligned}$ | SEI | $\begin{gathered} \text { ADC } \\ A B S, Y \end{gathered}$ | - | $\begin{aligned} & \text { CLB } \\ & 3, \mathrm{~A} \end{aligned}$ | - | $\left\lvert\, \begin{gathered} \mathrm{ADC} \\ \mathrm{ABS}, \mathrm{x} \end{gathered}\right.$ | $\left\lvert\, \begin{gathered} \text { ROR } \\ \text { ABS, } x \end{gathered}\right.$ | $\begin{aligned} & \text { CLB } \\ & 3, \mathrm{ZP} \end{aligned}$ |
| 1000 | 8 | BRA | $\begin{array}{\|c\|} \text { STA } \\ \text { IND, } X \end{array}$ | $\begin{gathered} \text { RRF } \\ \text { ZP } \end{gathered}$ | $\begin{aligned} & \text { BBS } \\ & 4, \text { A } \end{aligned}$ | $\begin{aligned} & \text { STY } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { STA } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { STX } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & 4, \mathrm{ZP} \end{aligned}$ | DEY | - | TXA | $\begin{aligned} & \text { SEB } \\ & 4, A \end{aligned}$ | $\begin{aligned} & \text { STY } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { STA } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { STX } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & 4, \mathrm{ZP} \end{aligned}$ |
| 1001 | 9 | BCC | $\begin{array}{\|c\|c} \text { STA } \\ \text { IND, } Y \end{array}$ | - | $\begin{gathered} \text { BBC } \\ 4, \mathrm{~A} \end{gathered}$ | $\begin{aligned} & \text { STY } \\ & \text { ZP, X } \end{aligned}$ | $\begin{aligned} & \text { STA } \\ & \text { ZP, X } \end{aligned}$ | $\begin{gathered} \text { STX } \\ \text { ZP, Y } \end{gathered}$ | $\begin{aligned} & \mathrm{BBC} \\ & 4, \mathrm{ZP} \end{aligned}$ | TYA | $\begin{gathered} \text { STA } \\ \text { ABS, } Y \end{gathered}$ | TXS | $\begin{aligned} & \text { CLB } \\ & 4, A \end{aligned}$ | - | $\begin{array}{\|c\|} \hline \text { STA } \\ \text { ABS, } x \end{array}$ | - | $\begin{aligned} & \text { CLB } \\ & 4, \mathrm{ZP} \end{aligned}$ |
| 1010 | A | LDY <br> IMM | $\begin{gathered} \text { LDA } \\ \text { IND, } X \end{gathered}$ | $\begin{aligned} & \text { LDX } \\ & \text { IMM } \end{aligned}$ | $\begin{gathered} \text { BBS } \\ 5, \mathrm{~A} \end{gathered}$ | $\begin{aligned} & \text { LDY } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { LDA } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { LDX } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & 5, \mathrm{ZP} \end{aligned}$ | TAY | LDA IMM | TAX | $\begin{aligned} & \text { SEB } \\ & 5, \mathrm{~A} \end{aligned}$ | $\begin{aligned} & \text { LDY } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { LDA } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { LDX } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & 5, \mathrm{ZP} \end{aligned}$ |
| 1011 | B | BCS | $\begin{array}{\|c\|} \text { LDA } \\ \text { IND, } Y \end{array}$ | $\begin{gathered} \text { JMP } \\ \mathrm{ZP}, \text { IND } \end{gathered}$ | $\begin{gathered} \text { BBC } \\ 5, \mathrm{~A} \end{gathered}$ | $\begin{aligned} & \text { LDY } \\ & \text { ZP, X } \end{aligned}$ | $\begin{aligned} & \text { LDA } \\ & \text { ZP, } \end{aligned}$ | $\begin{aligned} & \text { LDX } \\ & \text { ZP, } \mathrm{Y} \end{aligned}$ | $\begin{aligned} & \text { BBC } \\ & 5, \mathrm{ZP} \end{aligned}$ | CLV | $\begin{gathered} \text { LDA } \\ \text { ABS, } Y \end{gathered}$ | TSX | $\begin{aligned} & \text { CLB } \\ & 5, \mathrm{~A} \end{aligned}$ | $\begin{gathered} \text { LDY } \\ \text { ABS, } X \end{gathered}$ | $\begin{gathered} \text { LDA } \\ \text { ABS, } x \end{gathered}$ | $\left\lvert\, \begin{gathered} \text { LDX } \\ \text { ABS, } \mathrm{Y} \end{gathered}\right.$ | $\begin{aligned} & \text { CLB } \\ & 5, \mathrm{ZP} \end{aligned}$ |
| 1100 | C | CPY <br> IMM | $\begin{array}{\|c\|} \hline \text { CMP } \\ \text { IND, } X \end{array}$ | WIT | $\begin{aligned} & \text { BBS } \\ & 6, A \end{aligned}$ | $\begin{aligned} & \text { CPY } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { CMP } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { DEC } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & 6, \mathrm{ZP} \end{aligned}$ | INY | $\begin{aligned} & \text { CMP } \\ & \text { IMM } \end{aligned}$ | DEX | $\begin{aligned} & \text { SEB } \\ & 6, A \end{aligned}$ | $\begin{aligned} & \text { CPY } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { CMP } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { DEC } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & 6, \mathrm{ZP} \end{aligned}$ |
| 1101 | D | BNE | $\begin{array}{\|c\|} \text { CMP } \\ \text { IND, } Y \end{array}$ | - | $\begin{aligned} & \text { BBC } \\ & 6, A \end{aligned}$ | - | $\begin{aligned} & \text { CMP } \\ & \text { ZP, X } \end{aligned}$ | $\begin{aligned} & \mathrm{DEC} \\ & \mathrm{ZP}, \mathrm{x} \end{aligned}$ | $\begin{aligned} & \text { BBC } \\ & 6, \mathrm{ZP} \end{aligned}$ | CLD | $\begin{gathered} \text { CMP } \\ \text { ABS, } \mathrm{Y} \end{gathered}$ | - | $\begin{aligned} & \text { CLB } \\ & 6, A \end{aligned}$ | - | $\left\lvert\, \begin{gathered} \text { CMP } \\ \text { ABS, } x \end{gathered}\right.$ | $\left\lvert\, \begin{gathered} \mathrm{DEC} \\ \mathrm{ABS}, \mathrm{x} \end{gathered}\right.$ | $\begin{aligned} & \text { CLB } \\ & 6, \mathrm{ZP} \end{aligned}$ |
| 1110 | E | CPX IMM | $\begin{array}{\|c\|} \text { SBC } \\ \text { IND, } X \end{array}$ | $\begin{aligned} & \text { DIV } \\ & \text { ZP, } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & \text { 7, A } \end{aligned}$ | $\begin{aligned} & \text { CPX } \\ & \text { ZP } \end{aligned}$ | $\begin{gathered} \text { SBC } \\ \text { ZP } \end{gathered}$ | $\begin{aligned} & \text { INC } \\ & \text { ZP } \end{aligned}$ | $\begin{aligned} & \text { BBS } \\ & 7, \mathrm{ZP} \end{aligned}$ | INX | SBC IMM | NOP | $\begin{aligned} & \text { SEB } \\ & \text { 7, } A \end{aligned}$ | $\begin{aligned} & \text { CPX } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SBC } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { INC } \\ & \text { ABS } \end{aligned}$ | $\begin{aligned} & \text { SEB } \\ & 7, \mathrm{ZP} \end{aligned}$ |
| 1111 | F | BEQ | $\begin{array}{\|c} \text { SBC } \\ \text { IND, } Y \end{array}$ | - | $\begin{aligned} & \text { BBC } \\ & 7, \mathrm{~A} \end{aligned}$ | - | $\begin{aligned} & \mathrm{SBC} \\ & \mathrm{ZP}, \mathrm{X} \end{aligned}$ | $\begin{gathered} \text { INC } \\ \mathrm{ZP}, \mathrm{x} \end{gathered}$ | $\begin{aligned} & \mathrm{BBC} \\ & 7, \mathrm{ZP} \end{aligned}$ | SED | $\begin{gathered} \mathrm{SBC} \\ \mathrm{ABS}, \mathrm{Y} \end{gathered}$ | - | $\begin{aligned} & \text { CLB } \\ & \text { 7, A } \end{aligned}$ | - | $\left\|\begin{array}{c} S B C \\ A B S, x \end{array}\right\|$ | $\left\lvert\, \begin{gathered} \text { INC } \\ \text { ABS, } x \end{gathered}\right.$ | $\begin{aligned} & \text { CLB } \\ & 7, \mathrm{ZP} \end{aligned}$ |

$\square$ : 3-byte instruction
$\square$ : 2-byte instruction
$\square$ : 1-byte instruction

### 3.9 SFR memory map

| 000016 | Port P0 (P0) |
| :---: | :---: |
| 000116 | Port P0 direction register (POD) |
| 000216 | Port P1 (P1) |
| 000316 | Port P1 direction register (P1D) |
| 000416 | Port P2 (P2) |
| 000516 | Port P2 direction register (P2D) |
| 000616 | Port P3 (P3) |
| 000716 | Port P3 direction register (P3D) |
| 000816 | Port P4 (P4) |
| 000916 | Port P4 direction register (P4D) |
| 000A16 | Port P5 (P5) |
| 000B16 | Port P5 direction register (P5D) |
| 000C16 | Port P6 (P6) |
| 000D16 | Port P6 direction register (P6D) |
| 000E16 | Timer 12, X count source selection register (T12XCSS) |
| 000F16 | Timer Y, Z count source selection register (TYZCSS) |
| 001016 | MISRG |
| 001116 | ${ }^{2} \mathrm{C}$ data shift register (S0) |
| 001216 | ${ }^{2} \mathrm{C}$ special mode status register (S3) |
| 001316 | ${ }^{2} \mathrm{C}$ c status register (S1) |
| 001416 | $\mathrm{I}^{2} \mathrm{C}$ control register (S1D) |
| 001516 | ${ }^{2} \mathrm{C}$ C clock control register (S2) |
| 001616 | ${ }^{2} \mathrm{C}$ START/STOP condition control register (S2D) |
| 001716 | ${ }^{2} \mathrm{C}$ special mode control register (S3D) |
| 001816 | Transmit/Receive buffer register 1 (TB1/RB1) |
| 001916 | Serial I/O1 status register (SIO1STS) |
| 001A16 | Serial I/O1 control register (SIO1CON) |
| 001B16 | UART1 control register (UART1CON) |
| 001C16 | Baud rate generator 1 (BRG1) |
| 001D16 | Serial I/O2 control register (SIO2CON) |
| 001E16 | Watchdog timer control register (WDTCON) |
| 001F16 | Serial I/O2 register (SIO2) |


| 002016 | Prescaler 12 (PRE12) |
| :---: | :---: |
| 002116 | Timer 1 (T1) |
| 002216 | Timer 2 (T2) |
| 002316 | Timer XY mode register (TM) |
| 002416 | Prescaler X (PREX) |
| 002516 | Timer X (TX) |
| 002616 | Prescaler Y (PREY) |
| 002716 | Timer Y (TY) |
| 002816 | Timer Z low-order (TZL) |
| 002916 | Timer Z high-order (TZH) |
| 002A16 | Timer Z mode register (TZM) |
| 002B16 | PWM control register (PWMCON) |
| 002C16 | PWM prescaler (PREPWM) |
| 002D16 | PWM register (PWM) |
| 002E16 |  |
| 002F16 | Baud rate generator 3 (BRG3) |
| 003016 | Transmit/Receive buffer register 3 (TB3/RB3) |
| 003116 | Serial I/O3 status register (SIO3STS) |
| 003216 | Serial I/O3 control register (SIO3CON) |
| 003316 | UART3 control register (UART3CON) |
| 003416 | AD/DA control register (ADCON) |
| 003516 | AD conversion register 1 (AD1) |
| 003616 | DA1 conversion register (DA1) |
| 003716 | DA2 conversion register (DA2) |
| 003816 | AD conversion register 2 (AD2) |
| 003916 | Interrupt source selection register (INTSEL) |
| 003A16 | Interrupt edge selection register (INTEDGE) |
| 003B16 | CPU mode register (CPUM) |
| 003C16 | Interrupt request register 1 (IREQ1) |
| 003D16 | Interrupt request register 2 (IREQ2) |
| 003E16 | Interrupt control register 1 (ICON1) |
| 003F16 | Interrupt control register 2 (ICON2) |


| OFF016 | Port P0 pull-up control register (PULLO) |
| :---: | :---: |
| OFF116 | Port P1 pull-up control register (PULL1) |
| OFF216 | Port P2 pull-up control register (PULL2) |
| OFF316 | Port P3 pull-up control register (PULL3) |
| OFF416 | Port P4 pull-up control register (PULL4) |
| OFF516 | Port P5 pull-up control register (PULL5) |
| OFF616 | Port P6 pull-up control register (PULL6) |
| OFF716 | $1^{2} \mathrm{C}$ slave address register 0 (S0D0) |
| OFF816 | $\mathrm{I}^{2} \mathrm{C}$ slave address register 1 (S0D1) |
| OFF916 | $\mathrm{I}^{2} \mathrm{C}$ slave address register 2 (S0D2) |

* Reserved area: Do not write any data to these addresses, because these areas are reserved.


### 3.10 Pin configurations

(TOP VIEW)


Package type : 64P6N-A/64P6Q-A/64P6U-A
(TOP VIEW)


Package type : 64P4B

3804 Group (Spec. H) User's Manual
Publication Data : Rev. 1.00 Jan 14, 2005

Published by: Sales Strategic Planning Div. Renesas Technology Corp.

# 3804 Group (Spec. H) User's Manual 

## Renesns


[^0]:    * Decide an D/A value from several times of D/A conversion results.

[^1]:    M62009L,M62009P,M62009FP

