

# 100-Tap Digitally Programmable Potentiometer (DPP™) with Buffered Wiper



## FEATURES

- 100-position linear taper potentiometer
- Non-volatile EEPROM wiper storage; buffered wiper
- Low power CMOS technology
- Single supply operation: 2.5V-6.0V
- Increment up/down serial interface
- Resistance values: 10kΩ, 50kΩ and 100kΩ
- Available in PDIP, SOIC, TSSOP and MSOP packages

## APPLICATIONS

- Automated product calibration
- Remote control adjustments
- Offset, gain and zero control
- Tamper-proof calibrations
- Contrast, brightness and volume controls
- Motor controls and feedback systems
- Programmable analog functions

For Ordering Information details, see page 10.



## DESCRIPTION

The CAT5111 is a single digitally programmable potentiometer (DPP™) designed as a electronic replacement for mechanical potentiometers. Ideal for automated adjustments on high volume production lines, they are also well suited for applications where equipment requiring periodic adjustment is either difficult to access or located in a hazardous or remote environment.

The CAT5111 contains a 100-tap series resistor array connected between two terminals  $R_H$  and  $R_L$ . An up/down counter and decoder that are controlled by three input pins, determines which tap is connected to the wiper,  $R_{WB}$ . The CAT5111 wiper is buffered by an op amp that operates rail to rail. The wiper setting, stored in non-volatile memory, is not lost when the device is powered down and is automatically recalled when power is returned. The wiper can be adjusted to test new system values without effecting the stored setting. Wiper-control of the CAT5111 is accomplished with three input control pins,  $\overline{CS}$ ,  $U/\overline{D}$ , and  $\overline{INC}$ . The  $\overline{INC}$  input increments the wiper in the direction which is determined by the logic state of the  $U/\overline{D}$  input. The  $\overline{CS}$  input is used to select the device and also store the wiper position prior to power down.

The digitally programmable potentiometer can be used as a buffered voltage divider. For applications where the potentiometer is used as a 2-terminal variable resistor, please refer to the CAT5113. The buffered wiper of the CAT5111 is not compatible with that application.


## FUNCTIONAL DIAGRAM




Electronic Potentiometer Implementation

## PIN CONFIGURATION

PDIP 8-Lead (L)  
 SOIC 8 Lead (V)  
 MSOP 8 Lead (Z)



TSSOP 8 Lead (Y)



## PIN DESCRIPTIONS

Name	Function
$\overline{\text{INC}}$	Increment Control
$\text{U}/\overline{\text{D}}$	Up/Down Control
$\text{R}_\text{H}$	Potentiometer High Terminal
GND	Ground
$\text{R}_\text{WB}$	Buffered Wiper Terminal
$\text{R}_\text{L}$	Potentiometer Low Terminal
$\overline{\text{CS}}$	Chip Select
$\text{V}_\text{CC}$	Supply Voltage

## PIN DESCRIPTION

**$\overline{\text{INC}}$ :** Increment Control Input

The  $\overline{\text{INC}}$  input (on the falling edge) moves the wiper in the up or down direction determined by the condition of the  $\text{U}/\overline{\text{D}}$  input.

**$\text{U}/\overline{\text{D}}$ :** Up/Down Control Input

The  $\text{U}/\overline{\text{D}}$  input controls the direction of the wiper movement. When in a high state and  $\overline{\text{CS}}$  is low, any high-to-low transition on  $\overline{\text{INC}}$  will cause the wiper to move one increment toward the  $\text{R}_\text{H}$  terminal. When in a low state and  $\overline{\text{CS}}$  is low, any high-to-low transition on  $\overline{\text{INC}}$  will cause the wiper to move one increment towards the  $\text{R}_\text{L}$  terminal.

**$\text{R}_\text{H}$ :** High End Potentiometer Terminal

$\text{R}_\text{H}$  is the high end terminal of the potentiometer. It is not required that this terminal be connected to a potential greater than the  $\text{R}_\text{L}$  terminal. Voltage applied to the  $\text{R}_\text{H}$  terminal cannot exceed the supply voltage,  $\text{V}_\text{CC}$  or go below ground, GND.

**$\text{R}_\text{WB}$ :** Wiper Potentiometer Terminal (Buffered)

$\text{R}_\text{WB}$  is the buffered wiper terminal of the potentiometer. Its position on the resistor array is controlled by the control inputs,  $\overline{\text{INC}}$ ,  $\text{U}/\overline{\text{D}}$  and  $\overline{\text{CS}}$ .

**$\text{R}_\text{L}$ :** Low End Potentiometer Terminal

$\text{R}_\text{L}$  is the low end terminal of the potentiometer. It is not required that this terminal be connected to a potential less than the  $\text{R}_\text{H}$  terminal. Voltage applied to the  $\text{R}_\text{L}$  terminal cannot exceed the supply voltage,  $\text{V}_\text{CC}$  or go below ground, GND.  $\text{R}_\text{L}$  and  $\text{R}_\text{H}$  are electrically interchangeable.

**$\overline{\text{CS}}$ :** Chip Select

The chip select input is used to activate the control input of the CAT5111 and is active low. When in a

high state, activity on the  $\overline{\text{INC}}$  and  $\text{U}/\overline{\text{D}}$  inputs will not affect or change the position of the wiper.

## DEVICE OPERATION


The CAT5111 operates like a digitally controlled potentiometer with  $\text{R}_\text{H}$  and  $\text{R}_\text{L}$  equivalent to the high and low terminals and  $\text{R}_\text{WB}$  equivalent to the mechanical potentiometer's wiper. There are 100 available tap positions including the resistor end points,  $\text{R}_\text{H}$  and  $\text{R}_\text{L}$ . There are 99 resistor elements connected in series between the  $\text{R}_\text{H}$  and  $\text{R}_\text{L}$  terminals. The wiper terminal is connected to one of the 100 taps and controlled by three inputs,  $\overline{\text{INC}}$ ,  $\text{U}/\overline{\text{D}}$  and  $\overline{\text{CS}}$ . These inputs control a seven-bit up/down counter whose output is decoded to select the wiper position. The selected wiper position can be stored in nonvolatile memory using the  $\overline{\text{INC}}$  and  $\overline{\text{CS}}$  inputs.

With  $\overline{\text{CS}}$  set LOW the CAT5111 is selected and will respond to the  $\text{U}/\overline{\text{D}}$  and  $\overline{\text{INC}}$  inputs. HIGH to LOW transitions on  $\overline{\text{INC}}$  will increment or decrement the wiper (depending on the state of the  $\text{U}/\overline{\text{D}}$  input and seven-bit counter). The wiper, when at either fixed terminal, acts like its mechanical equivalent and does not move beyond the last position. The value of the counter is stored in nonvolatile memory whenever  $\overline{\text{CS}}$  transitions HIGH while the  $\overline{\text{INC}}$  input is also HIGH. When the CAT5111 is powered-down, the last stored wiper counter position is maintained in the nonvolatile memory. When power is restored, the contents of the memory are recalled and the counter is set to the value stored.

With  $\overline{\text{INC}}$  set low, the CAT5111 may be de-selected and powered down without storing the current wiper position in nonvolatile memory. This allows the system to always power up to a preset value stored in nonvolatile memory.

**OPERATION MODES**

$\overline{INC}$	$\overline{CS}$	$U/\overline{D}$	Operation
High to Low	Low	High	Wiper toward $R_H$
High to Low	Low	Low	Wiper toward $R_L$
High	Low to High	X	Store Wiper Position
Low	Low to High	X	No Store, Return to Standby
X	High	X	Standby


**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Parameters	Ratings	Units
Supply Voltage $V_{CC}$ to GND	-0.5 to +7V	V
Inputs		
$\overline{CS}$ to GND	-0.5 to $V_{CC} + 0.5$	V
$\overline{INC}$ to GND	-0.5 to $V_{CC} + 0.5$	V
$U/\overline{D}$ to GND	-0.5 to $V_{CC} + 0.5$	V
$R_H$ to GND	-0.5 to $V_{CC} + 0.5$	V
$R_L$ to GND	-0.5 to $V_{CC} + 0.5$	V
$R_{WB}$ to GND	-0.5 to $V_{CC} + 0.5$	V

Parameters	Ratings	Units
Operating Ambient Temperature		
Commercial ('C' or Blank suffix)	0 to 70	°C
Industrial ('I' suffix)	-40 to +85	°C
Junction Temperature	+150	°C
Storage Temperature	-65 to 150	°C
Lead Soldering (10s max)	+300	°C

**RELIABILITY CHARACTERISTICS**

Symbol	Parameter	Test Method	Min	Typ	Max	Units
$V_{ZAP}^{(2)}$	ESD Susceptibility	MIL-STD-883, Test Method 3015	2000			V
$I_{LTH}^{(2)(3)}$	Latch-Up	JEDEC Standard 17	100			mA
$T_{DR}$	Data Retention	MIL-STD-883, Test Method 1008	100			Years
$N_{END}$	Endurance	MIL-STD-883, Test Method 1003	1,000,000			Stores

**DC ELECTRICAL CHARACTERISTICS**

$V_{CC} = +2.5V$  to  $+6V$  unless otherwise specified

**Power Supply**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$V_{CC}$	Operating Voltage Range		2.5	–	6	V
$I_{CC1}$	Supply Current (Increment)	$V_{CC} = 6V, f = 1MHz, I_W = 0$	–	–	200	$\mu A$
		$V_{CC} = 6V, f = 250kHz, I_W = 0$	–	–	100	$\mu A$
$I_{CC2}$	Supply Current (Write)	Programming, $V_{CC} = 6V$	–	–	1000	$\mu A$
		$V_{CC} = 3V$	–	–	500	$\mu A$
$I_{SB1}^{(3)}$	Supply Current (Standby)	$\overline{CS} = V_{CC} - 0.3V$ $U/\overline{D}, \overline{INC} = V_{CC} - 0.3V$ or GND	–	75	150	$\mu A$

**Notes:**

- (1) Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.
- (2) This parameter is tested initially and after a design or process change that affects the parameter.
- (3) Latch-up protection is provided for stresses up to 100mA on address and data pins from  $-1V$  to  $V_{CC} + 1V$
- (4)  $I_W$  = source or sink
- (5) These parameters are periodically sampled and are not 100% tested.

**Logic Inputs**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$I_{IH}$	Input Leakage Current	$V_{IN} = V_{CC}$	–	–	10	$\mu A$
$I_{IL}$	Input Leakage Current	$V_{IN} = 0V$	–	–	-10	$\mu A$
$V_{IH1}$	TTL High Level Input Voltage	$4.5V \leq V_{CC} \leq 5.5V$	2	–	$V_{CC}$	V
$V_{IL1}$	TTL Low Level Input Voltage		0	–	0.8	V
$V_{IH2}$	CMOS High Level Input Voltage	$2.5V \leq V_{CC} \leq 6V$	$V_{CC} \times 0.7$	–	$V_{CC} + 0.3$	V
$V_{IL2}$	CMOS Low Level Input Voltage		-0.3	–	$V_{CC} \times 0.2$	V

**Potentiometer Characteristics**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
$R_{POT}$	Potentiometer Resistance	-10 Device		10		k $\Omega$
		-50 Device		50		
		-00 Device		100		
	Pot. Resistance Tolerance				$\pm 20$	%
$V_{RH}$	Voltage on $R_H$ pin		0		$V_{CC}$	V
$V_{RL}$	Voltage on $R_L$ pin		0		$V_{CC}$	V
	Resolution			1		%
INL	Integral Linearity Error	$I_W \leq 2\mu A$		0.5	1	LSB
DNL	Differential Linearity Error	$I_W \leq 2\mu A$		0.25	0.5	LSB
$R_{OUT}$	Buffer Output Resistance	$0.05V_{CC} \leq V_{WB} \leq 0.95V_{CC}$ , $V_{CC} = 5V$			1	$\Omega$
$I_{OUT}$	Buffer Output Current	$0.05V_{CC} \leq V_{WB} \leq 0.95V_{CC}$ , $V_{CC} = 5V$			3	mA
$TC_{RPOT}$	TC of Pot Resistance			300		ppm/ $^{\circ}C$
$TC_{RATIO}$	Ratiometric TC			TBD		ppm/ $^{\circ}C$
$R_{ISO}$	Isolation Resistance			TBD		$\Omega$
$C_{RH}/C_{RL}/C_{RW}$	Potentiometer Capacitances			8/8/25		pF
fc	Frequency Response	Passive Attenuator, 10k $\Omega$		1.7		MHz
$V_{WB(SWING)}$	Output Voltage Range	$I_{OUT} \leq 100\mu A$ , $V_{CC} = 5V$	$0.01V_{CC}$		$0.99V_{CC}$	

**AC CONDITIONS OF TEST**


V <sub>CC</sub> Range	2.5V ≤ V <sub>CC</sub> ≤ 6V
Input Pulse Levels	0.2V <sub>CC</sub> to 0.7V <sub>CC</sub>
Input Rise and Fall Times	10ns
Input Reference Levels	0.5V <sub>CC</sub>

**AC OPERATING CHARACTERISTICS**

V<sub>CC</sub> = +2.5V to +6.0V, V<sub>H</sub> = V<sub>CC</sub>, V<sub>L</sub> = 0V, unless otherwise specified

Symbol	Parameter	Min	Typ <sup>(1)</sup>	Max	Units
t <sub>CI</sub>	$\overline{CS}$ to $\overline{INC}$ Setup	100	–	–	ns
t <sub>DI</sub>	U/ $\overline{D}$ to $\overline{INC}$ Setup	50	–	–	ns
t <sub>ID</sub>	U/ $\overline{D}$ to $\overline{INC}$ Hold	100	–	–	ns
t <sub>IL</sub>	$\overline{INC}$ LOW Period	250	–	–	ns
t <sub>IH</sub>	$\overline{INC}$ HIGH Period	250	–	–	ns
t <sub>IC</sub>	$\overline{INC}$ Inactive to $\overline{CS}$ Inactive	1	–	–	μs
t <sub>CPH</sub>	$\overline{CS}$ Deselect Time (NO STORE)	100	–	–	ns
t <sub>CPH</sub>	$\overline{CS}$ Deselect Time (STORE)	10	–	–	ms
t <sub>IW</sub>	$\overline{INC}$ to V <sub>OUT</sub> Change	–	1	5	μs
t <sub>CYC</sub>	$\overline{INC}$ Cycle Time	1	–	–	μs
t <sub>R</sub> , t <sub>F</sub> <sup>(2)</sup>	$\overline{INC}$ Input Rise and Fall Time	–	–	500	μs
t <sub>PU</sub> <sup>(2)</sup>	Power-up to Wiper Stable	–	–	1	ms
t <sub>WR</sub>	Store Cycle	–	5	10	ms

**A.C. TIMING**




**Notes:**

- (1) Typical values are for T<sub>A</sub> = 25°C and nominal supply voltage.
- (2) This parameter is periodically sampled and not 100% tested.
- (3) MI in the A.C. Timing diagram refers to the minimum incremental change in the W output due to a change in the wiper position.

**PACKAGE OUTLINES**

**PDIP 8-LEAD (300MIL) (L)**




SYMBOL	MIN	NOM	MAX
A			4.57
A1	0.38		
A2	3.05		3.81
b	0.36	0.46	0.56
b2	1.14		1.77
c	0.21	0.26	0.35
D	9.02		10.16
E	7.62	7.87	8.25
E1	6.09	6.35	7.11
e	2.54 BSC		
eB	7.87		9.65
L	2.92		3.81

**For current Tape and Reel information, download the PDF file from:**  
<http://www.catsemi.com/documents/tapeandreeel.pdf>

**Notes:**

- (1) All dimensions are in millimeters.
- (2) Complies with JEDEC Standard MS001.
- (3) Dimensioning and tolerancing per ANSI Y14.5M-1982

**SOIC 8-LEAD NARROW BODY (150MIL) (V)**




SYMBOL	MIN	NOM	MAX
A1	0.10		0.25
A	1.35		1.75
b	0.33		0.51
C	0.19		0.25
D	4.80		5.00
E	5.80		6.20
E1	3.80		4.00
e	1.27 BSC		
h	0.25		0.50
L	0.40		1.27
θ1	0°		8°

**For current Tape and Reel information, download the PDF file from:**  
<http://www.catsemi.com/documents/tapeandreel.pdf>.

**Notes:**

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC Specification MS-012.

**8-LEAD TSSOP (Y)**



SYMBOL	MIN	NOM	MAX
A			1.20
A1	0.05		0.15
A2	0.80	0.90	1.05
b	0.19		0.30
c	0.09		0.20
D	2.90	3.00	3.10
E	6.30	6.4	6.50
E1	4.30	4.40	4.50
e	0.65 BSC		
L	0.50	0.60	0.75
$\theta1$	0.00		8.00




**For current Tape and Reel information, download the PDF file from:**  
**<http://www.catsemi.com/documents/tapeand reel.pdf>**

**Notes:**

- (1) All dimensions are in millimeters.
- (2) Complies with JEDEC Standard MO-153



8-LEAD MSOP (Z)




SYMBOL	MIN	NOM	MAX
A			1.1
A1	0.05	0.10	0.15
A2	0.75	0.85	0.95
b	0.28	0.33	0.38
c			
D	2.90	3.00	3.10
E	4.80	4.90	5.00
E1	2.90	3.00	3.10
e	0.65 BSC		
L	0.35	0.45	0.55
L1			
L2			
θ	0°		6°

**For current Tape and Reel information,  
download the PDF file from:  
<http://www.catsemi.com/documents/tapeandreel.pdf>.**

**Notes:**

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC Specification MS-187.
- (3) Stand off height/coplanarity are considered as special characteristics.

**EXAMPLE OF ORDERING INFORMATION**



**Notes:**

- (1) All packages are RoHS compliant.
- (2) Standard lead finish is NiPdAu.
- (3) This device used in the above example is a CAT5111VI-10-GT3 (SOIC, Industrial Temperature, 10kΩ, NiPdAu, Tape & Reel).
- (4) For Matte-Tin finish, contact factory.

<b>ORDERING PART NUMBER</b>
CAT5111LI-10-G
CAT5111LI-50-G
CAT5111LI-00-G
CAT5111VI-10-G
CAT5111VI-50-G
CAT5111VI-00-G
CAT5111YI-10-G
CAT5111YI-50-G
CAT5111YI-00-G
CAT5111ZI-10-G
CAT5111ZI-50-G
CAT5111ZI-00-G

## REVISION HISTORY

Date	Rev.	Reason
3/10/2004	M	Updated Potentiometer Parameters
3/29/2004	N	Changed Green Package marking for SOIC from W to V
4/12/2004	O	Updated Reel Ordering Information
06/01/2007	P	Updated Example of Ordering Information Added Package Outline Added MD- in front of Document No.

---

### *Copyrights, Trademarks and Patents*

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:

Beyond Memory™, DPP™, EZDim™, LDD™, LDD™, MiniPot™ and Quad-Mode™

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products.

*CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.*

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.

---



Catalyst Semiconductor, Inc.  
Corporate Headquarters  
2975 Stender Way  
Santa Clara, CA 95054  
Phone: 408.542.1000  
Fax: 408.542.1200  
www.catsemi.com

Document No: MD-2008  
Revision: P  
Issue date: 06/01/07