

To all our customers

Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp.
Customer Support Dept.
April 1, 2003

DESCRIPTION

The M35074-XXXSP is a character pattern display control IC can display on the digital camera, the digital video, the digital television, the CRT display, the liquid crystal display and the plasma display.

A character color and a character background color can be chosen from 128 kinds of colors per character.


It uses a silicon gate CMOS process and it housed in a 20-pin shrink DIP package (M35074-XXXSP).

For M35074-002SP that is a standard ROM version of M35074-XXXSP respectively, the character pattern is also mentioned.

FEATURES

- Screen composition 24 characters X 12 lines
- Number of characters displayed 288 (Max.)
- Character composition 12 X 18 dot matrix
- Characters available ROM character: 511 characters
- Character sizes available 4 (vertical) X 4 (horizontal)
- Display locations available
 - Horizontal direction 4055 locations
 - Vertical direction 2047 locations
- Data input By 24-bit serial input function
 - By the I²C-BUS serial input function (At only VDD = 5V)
- Coloring for character
 - Character color 128 colors (Character unit)
 - Background coloring 128 colors (Character unit)
 - Border (shadow) coloring 128 colors (unit of screen / character unit)
 - Raster coloring 128 colors (unit of screen)
- Blanking for character
 - Character size blanking
 - Border size blanking
 - Matrix-outline blanking
 - All blanking (all raster area)
- Output ports
 - 8 shared output ports (toggled between CO0-CO6 and BLNK output)
- Display oscillation stop function
 - <At VDD = 5V>
- Display input frequency range
 - External clock mode 1 Fosc = 6.3 MHz to 80 MHz
 - External clock mode 2 Fosc = 20 MHz to 120 MHz
 - Internal clock mode Fosc = 20 MHz to 120 MHz
- Horizontal synchronous input frequency range
 - H.sync = 15 kHz to 130 kHz
- <At VDD = 3.3V>
- Display input frequency range
 - External clock mode 1 Fosc = 6.3 MHz to 40 MHz
- Horizontal synchronous input frequency range
 - H.sync = 15 kHz to 60 kHz

PIN CONFIGURATION (TOP VIEW)



Outline 20P4B

APPLICATION


Digital camera, Digital video, Digital television, CRT display, Liquid crystal display, Plasma display

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

PIN DESCRIPTION

Symbol	Pin name	Input/ Output	Function
CPOUT	Filter output	Output	Filter output. Connect loop filter to this pin.
Vss2	Earthing pin	—	Connect to GND.
AC	Auto-clear input	Input	When "L", this pin resets the internal IC circuit. Hysteresis input. Built-in pull-up resistor.
CS	Chip select input	Input	<At 24-bit serial communication> This is the pin for chip select. Set to "L" level at serial data transmission. Hysteresis input. Built-in pull-up resistor. ----- <At I ² C-BUS communication> Connect to "H."
SCK/SCL	Clock input	Input	<At 24-bit serial communication> SIN pin serial data is taken in when SCK rises at CS pin "L" level. Hysteresis input. ----- <At I ² C-BUS communication> SDA pin serial data is taken in when SCL rises.
SIN/SDA	Data I/O	Input	<At 24-bit serial communication> This is the pin for serial input of display control register and display RAM data. Hysteresis input.
		I/O	<At I ² C-BUS communication> Hysteresis input. This is the pin for serial input of display control register and display RAM data. Also, this pin output acknowledge signal.
TCK	External clock input	Input	This is the pin for external clock input.
VDD1	Power pin	—	Digital power pin. Connect to +5V with the power pin.
P6/CO5	Port P6 output	Output	This pin can be toggled between port pin output and CO5 signal pin.
P7/CO6	Port P7 output	Output	This pin can be toggled between port pin output and CO6 signal pin.
Vss1	Earthing pin	—	Connect to GND using circuit earthing pin.
P0/BLNK	Port P0 output	Output	This pin can be toggled between port pin output and BLNK signal output.
P1/CO0	Port P1 output	Output	This pin can be toggled between port pin output and CO0 signal output.
P2/CO1	Port P2 output	Output	This pin can be toggled between port pin output and CO1 signal output.
P3/CO2	Port P3 output	Output	This pin can be toggled between port pin output and CO2 signal output.
P4/CO3	Port P4 output	Output	This pin can be toggled between port pin output and CO3 signal output.
P5/CO4	Port P5 output	Output	This pin can be toggled between port pin output and CO4 signal output.
HOR	Horizontal synchronous signal input	Input	This pin inputs the horizontal synchronous signal. Hysteresis input.
VERT	Vertical synchronous signal input	Input	This pin inputs the vertical synchronous signal. Hysteresis input.
VDD2	Power pin	—	Analog power pin. Connect to +5V with the power pin.

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

BLOCK DIAGRAM

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS**MEMORY CONSTITUTION**

Address 000_{16} to $11F_{16}$ are assigned to the display RAM, address 120_{16} to 128_{16} are assigned to the display control registers. The internal circuit is reset and all display control registers (address 120_{16} to 128_{16}) are set to "0" when the AC pin level is "L". And then, RAM is not erased and be undefined. For detail, see "DATA

INPUT EXAMPLE". Memory constitution is shown in Figure 1.

Address	DA17	DA16	DA15	DA14	DA13	DA12	DA11	DA10	DAF	DAE	DAD	DAC	DAB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0
000_{16}	0	BC6	BC5	BC4	BC3	BC2	BC1	BC0	CC6	CC5	CC4	CC3	CC2	CC1	CC0	C8	C7	C6	C5	C4	C3	C2	C1	C0
001_{16}	0	BC6	BC5	BC4	BC3	BC2	BC1	BC0	CC6	CC5	CC4	CC3	CC2	CC1	CC0	C8	C7	C6	C5	C4	C3	C2	C1	C0
...	...	Background color						Character color						Character code										
$11E_{16}$	0	BC6	BC5	BC4	BC3	BC2	BC1	BC0	CC6	CC5	CC4	CC3	CC2	CC1	CC0	C8	C7	C6	C5	C4	C3	C2	C1	C0
$11F_{16}$	0	BC6	BC5	BC4	BC3	BC2	BC1	BC0	CC6	CC5	CC4	CC3	CC2	CC1	CC0	C8	C7	C6	C5	C4	C3	C2	C1	C0
120_{16}	—	—	—	—	EXCK1	EXCK0	RSEL1	RSEL0	TEST24	DIVS2	DIVS1	DIVS0	DIV11	DIV10	DIV9	DIV8	DIV7	DIV6	DIV5	DIV4	DIV3	DIV2	DIV1	DIV0
121_{16}	—	—	—	—	—	TEST12	TEST11	PTD7	PTD6	PTD5	PTD4	PTD3	PTD2	PTD1	PTD0	PTC7	PTC6	PTC5	PTC4	PTC3	PTC2	PTC1	PTC0	
122_{16}	—	VP10	VP9	VP8	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0	HP11	HP10	HP9	HP8	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0
123_{16}	—	—	—	SYAD	BEAT14	—	TEST19	—	—	BLK1	BLK0	BCOL	DSP11	DSP10	DSP9	DSP8	DSP7	DSP6	DSP5	DSP4	DSP3	DSP2	DSP1	DSP0
124_{16}	—	—	—	—	—	—	—	—	LIN17	LIN16	LIN15	LIN14	LIN13	LIN12	LIN11	LIN10	LIN9	LIN8	LIN7	LIN6	LIN5	LIN4	LIN3	LIN2
125_{16}	—	—	—	—	HSZ21	HSZ20	HSZ11	HSZ10	—	—	VSZ2H1	VSZH02	VSZ2L1	VSZ2L0	V18SZ1	V18SZ0	—	—	VSZ1H1	VSZ1H0	VS1L1Z	VSZ1L0	V1S21	V1S20
126_{16}	—	—	—	—	—	—	—	—	FC6	FC5	FC4	FC3	FC2	FC1	FC0	—	RC6	RC5	RC4	RC3	RC2	RC1	RC0	
127_{16}	—	—	—	—	—	—	—	—	SPACE2	SPACE1	SPACE0	RAMERS	DSPON	TEST30	TEST17	TEST16	TEST15	TEST14	TEST13	POLH	POLV	VMASK	B/F	
128_{16}	—	—	—	—	—	—	—	—	—	—	—	TEST20	TEST29	TEST22	TEST21	TEST28	TEST27	TEST26	TEST10	TEST3	TEST2	TEST1	TEST0	

Fig.1 Memory constitution (Display RAM, Display Control register)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

SCREEN CONSTITUTION

The screen lines and rows are determined from each address of the display RAM . The screen constitution is shown in Figure 2.

Row Line \	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
1	00016	00116	00216	00316	00416	00516	00616	00716	00816	00916	00A16	00B16	00C16	00D16	00E16	00F16	01016	01116	01216	01316	01416	01516	01616	01716
2	01816	01916	01A16	01B16	01C16	01D16	01E16	01F16	02016	02116	02216	02316	02416	02516	02616	02716	02816	02916	02A16	02B16	02C16	02D16	02E16	02F16
3	03016	03116	03216	03316	03416	03516	03616	03716	03816	03916	03A16	03B16	03C16	03D16	03E16	03F16	04016	04116	04216	04316	04416	04516	04616	04716
4	04816	04916	04A16	04B16	04C16	04D16	04E16	04F16	05016	05116	05216	05316	05416	05516	05616	05716	05816	05916	05A16	05B16	05C16	05D16	05E16	05F16
5	06016	06116	06216	06316	06416	06516	06616	06716	06816	06916	06A16	06B16	06C16	06D16	06E16	06F16	07016	07116	07216	07316	07416	07516	07616	07716
6	07816	07916	07A16	07B16	07C16	07D16	07E16	07F16	08016	08116	08216	08316	08416	08516	08616	08716	08816	08916	08A16	08B16	08C16	08D16	08E16	08F16
7	09016	09116	09216	09316	09416	09516	09616	09716	09816	09916	09A16	09B16	09C16	09D16	09E16	09F16	0A016	0A116	0A216	0A316	0A416	0A516	0A616	0A716
8	0A816	0A916	0AA16	0AB16	0AC16	0AD16	0AE16	0AF16	0B016	0B116	0B216	0B316	0B416	0B516	0B616	0B716	0B816	0B916	0BA16	0BB16	0BC16	0BD16	0BE16	0BF16
9	0C016	0C116	0C216	0C316	0C416	0C516	0C616	0C716	0C816	0C916	0CA16	0CB16	0CC16	0CD16	0CE16	0CF16	0D016	0D116	0D216	0D316	0D416	0D516	0D616	0D716
10	0D816	0D916	0DA16	0DB16	0DC16	0DD16	0DE16	0DF16	0E016	0E116	0E216	0E316	0E416	0E516	0E616	0E716	0E816	0E916	0EA16	0EB16	0EC16	0ED16	0EE16	0EF16
11	0F016	0F116	0F216	0F316	0F416	0F516	0F616	0F716	0F816	0F916	0FA16	0FB16	0FC16	0FD16	0FE16	0FF16	10016	10116	10216	10316	10416	10516	10616	10716
12	10816	10916	10A16	10B16	10C16	10D16	10E16	10F16	11016	11116	11216	11316	11416	11516	11616	11716	11816	11916	11A16	11B16	11C16	11D16	11E16	11F16

* The hexadecimal numbers in the boxes show the display RAM address.

Fig. 2 Screen constitution

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DISPLAY RAM

Address 00016 to 11F16

DA	Register	Contents		Remarks
		Status	Function	
0	C0	0	Sets the displayed ROM character code.	Display character setting
		1		
	C1	0	Select from 0000000002–1111111112 (512 types) and set up a character code.	
		1		
	C2	0		
		1		
	C3	0		
		1		
	C4	0		
		1		
5	C5	0		Character color (character unit) setting
		1		
	C6	0		
		1		
	C7	0		
		1		
	C8	0		
		1		
9	CC0	0	128 kinds of colors are set up by CC0–CC6.	Character background color (character unit) setting
		1		
	CC1	0	CC0–CC6 correspond to P1/CO0–P7/CO6 output, respectively.	
		1		
	CC2	0		
		1		
	CC3	0		
		1		
	CC4	0		
		1		
E	CC5	0		Character background color (character unit) setting
		1		
	CC6	0		
		1		
10	BC0	0	128 kinds of colors are set up by BC0–BC6	Character background color (character unit) setting
		1		
	BC1	0	BC0–BC6 correspond to P1/CO0–P7/CO6 output, respectively.	
		1		
	BC2	0		
		1		
	BC3	0		
		1		
	BC4	0		
		1		
15	BC5	0		
		1		
	BC6	0		
		1		
17	-	0	Fix to "0".	
		1	Can not be used.	

Note: The display RAM is undefined state at the \overline{AC} pin.

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

REGISTERS DESCRIPTION(1) Address 120₁₆

DA	Register	Contents		Remarks															
		Status	Function																
0	DIV0	(①) 1	Sets division value (multiply value) of horizontal oscillation frequency. $N1 = \sum_{n=0}^{11} (DIV_n \times 2^n)$ <p>N1 : division value (multiply value)</p>	Sets display frequency by division value (multiply value) setting. For detail, see "REGISTER SUPPLEMENTARY DESCRIPTION (1)". Also, set the display frequency range by registers DIVS0, DIVS1, DIVS2, RSEL0 and RSEL1(address 120 ₁₆) in accordance with the display frequency. Any of this settings above is required only when EXCK1 = 0, EXCK0 = 1 and EXCK1 = 1, EXCK0 = 1.															
1	DIV1	(①) 1																	
2	DIV2	(①) 1																	
3	DIV3	(①) 1																	
4	DIV4	(①) 1																	
5	DIV5	(①) 1																	
6	DIV6	(①) 1																	
7	DIV7	(①) 1																	
8	DIV8	(①) 1																	
9	DIV9	(①) 1																	
A	DIV10	(①) 1																	
B	DIV11	(①) 1																	
C	DIVS0	(①) 1	For setting, see "REGISTER SUPPLEMENTARY DESCRIPTION (2)".	Sets display frequency range.															
D	DIVS1	(①) 1																	
E	DIVS2	(①) 1																	
F	TEST24	(①) 1																	
10	RSEL0	(①) 1	For setting, see "REGISTER SUPPLEMENTARY DESCRIPTION (2)".	Sets display frequency range.															
11	RSEL1	(①) 1																	
12	EXCK0	(①) 1																	
13	EXCK1	(①) 1	<table border="1"> <tr> <td>EXCK1</td><td>EXCK0</td><td>Display clock input</td></tr> <tr> <td>0</td><td>0</td><td>External clock mode 1</td></tr> <tr> <td>0</td><td>1</td><td>Internal clock mode</td></tr> <tr> <td>1</td><td>0</td><td>Can not be used.</td></tr> <tr> <td>1</td><td>1</td><td>External clock mode 2</td></tr> </table>	EXCK1	EXCK0	Display clock input	0	0	External clock mode 1	0	1	Internal clock mode	1	0	Can not be used.	1	1	External clock mode 2	Display clock setting See "REGISTER SUPPLEMENTARY DESCRIPTION (1)".
EXCK1	EXCK0	Display clock input																	
0	0	External clock mode 1																	
0	1	Internal clock mode																	
1	0	Can not be used.																	
1	1	External clock mode 2																	
14	-	(①) 1																	
15	-	(①) 1																	
16	-	(①) 1																	
17	-	(①) 1																	

Note: The mark (○) around the status value means the reset status by the "L" level is input to AC pin.

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(2) Address 121₁₆

DA	Register	Contents		Remarks
		Status	Function	
0	PTC0	①	P0 output (port P0).	P0 pin output control.
		1	BLNK output	
1	PTC1	①	P1 output (port P1).	P1 pin output control.
		1	CO0 output	
2	PTC2	①	P2 output (port P2).	P2 pin output control.
		1	CO1 output	
3	PTC3	①	P3 output (port P3).	P3 pin output control.
		1	CO2 output	
4	PTC4	①	P4 output (port P4).	P4 pin output control.
		1	CO3 output	
5	PTC5	①	P5 output (port P5).	P5 pin output control.
		1	CO4 output	
6	PTC6	①	P6 output (port P6).	P6 pin output control.
		1	CO5 output	
7	PTC7	①	P7 output (port P7).	P7 pin output control.
		1	CO6 output	
8	PTD0	①	At the port output, it is "L" fixed. At the BLNK signal output, it is negative polarity.	P0 pin data control.
		1	At the port output, it is "L" fixed. At the BLNK signal output, it is negative polarity.	
9	PTD1	①	At the port output, it is "L" fixed. At the CO0 signal output, it is negative polarity.	P1 pin data control.
		1	At the port output, it is "L" fixed. At the CO0 signal output, it is negative polarity.	
A	PTD2	①	At the port output, it is "L" fixed. At the CO1 signal output, it is negative polarity.	P2 pin data control.
		1	At the port output, it is "L" fixed. At the CO1 signal output, it is negative polarity.	
B	PTD3	①	At the port output, it is "L" fixed. At the CO2 signal output, it is negative polarity.	P3 pin data control.
		1	At the port output, it is "L" fixed. At the CO2 signal output, it is negative polarity.	
C	PTD4	①	At the port output, it is "L" fixed. At the CO3 signal output, it is negative polarity.	P4 pin data control.
		1	At the port output, it is "L" fixed. At the CO3 signal output, it is negative polarity.	
D	PTD5	①	At the port output, it is "L" fixed. At the CO4 signal output, it is negative polarity.	P5 pin data control.
		1	At the port output, it is "L" fixed. At the CO4 signal output, it is negative polarity.	
E	PTD6	①	At the port output, it is "L" fixed. At the CO5 signal output, it is negative polarity.	P6 pin data control.
		1	At the port output, it is "L" fixed. At the CO5 signal output, it is negative polarity.	
F	PTD7	①	At the port output, it is "L" fixed. At the CO6 signal output, it is negative polarity.	P7 pin data control.
		1	At the port output, it is "L" fixed. At the CO6 signal output, it is negative polarity.	
10	TEST11	①	Set it as "0" at the time of the internal clock mode.	
		1	Set it as "0" at the time of the external clock mode1, 2.	
11	TEST12	①	Fix to "0".	
		1	Can not be used.	
12	-	①	Fix to "0".	
		1	Can not be used.	
13	-	①	Fix to "0".	
		1	Can not be used.	
14	-	①	Fix to "0".	
		1	Can not be used.	
15	-	①	Fix to "0".	
		1	Can not be used.	
16	-	①	Fix to "0".	
		1	Can not be used.	
17	-	①	Fix to "0".	
		1	Can not be used.	

Note: The mark ① around the status value means the reset status by the "L" level is input to \overline{AC} pin.

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(3) Address 122₁₆

DA	Register	Contents				Remarks
		Status	Function			
0	HP0	(0) 1	If HS is the horizontal display start location, $HS = T \times \left(\sum_{n=0}^{11} 2^n \cdot HP_n + m \right)$	HOR	VS	Horizontal display start location is specified using the 12 bits from HP11 to HP0. HP11 to HP0 = (000000000002) and (0000001001112) setting is forbidden.
1	HP1	(0) 1	T: Period of display frequency 4055 settings are possible. m : offset value differ for the setting of the register EXCK0 and EXCK1. It shown below.			
2	HP2	(0) 1				
3	HP3	(0) 1				
4	HP4	(0) 1				
5	HP5	(0) 1				
6	HP6	(0) 1				
7	HP7	(0) 1				
8	HP8	(0) 1				
9	HP9	(0) 1				
A	HP10	(0) 1				
B	HP11	(0) 1				
C	VP0	(0) 1	If VS is the vertical display start location, $VS = H \times \sum_{n=0}^{10} 2^n \cdot VP_n$	HOR	VS	The vertical start location is specified using the 11 bits from VP10 to VP0. VP10 to VP0 = (000000000002) setting is forbidden.
D	VP1	(0) 1				
E	VP2	(0) 1	H : Cycle with the horizontal synchronizing pulse 2047 settings are possible.	HS	Note 2	
F	VP3	(0) 1				
10	VP4	(0) 1				
11	VP5	(0) 1				
12	VP6	(0) 1				
13	VP7	(0) 1				
14	VP8	(0) 1				
15	VP9	(0) 1				
16	VP10	(0) 1				HS*(shown left) shows horizontal display start location this is register B/F (address 127 ₁₆) = "0" is set.
17	-	(0) 1	Fix to "0". Can not be used.			

Note 1: The mark (○) around the status value means the reset status by the "L" level is input to \overline{AC} pin.

2: Set up the horizontal and vertical display start location so that display range may not exceed it.

Set the character code "1FF16" (blank without background) for the display RAM of the part which the display range exceeds.

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(4) Address 12316

DA	Register	Contents		Remarks
		Status	Function	
0	DSP0	(0)	The display modes of display screen inside n+1 line by DSPn (n=0 to 11)	Display mode setting of line 1.
		1		
1	DSP1	(0)		Display mode setting of line 2.
		1		
2	DSP2	(0)	The display mode decided by the combination with registers BLK1 and BLK0 (address 12316).	Display mode setting of line 3.
		1	Settings are given below.	
3	DSP3	(0)		Display mode setting of line 4.
		1		
4	DSP4	(0)		Display mode setting of line 5.
		1		
5	DSP5	(0)		Display mode setting of line 6.
		1		
6	DSP6	(0)		Display mode setting of line 7.
		1		
7	DSP7	(0)		Display mode setting of line 8.
		1		
8	DSP8	(0)		Display mode setting of line 9.
		1		
9	DSP9	(0)		Display mode setting of line 10.
		1		
A	DSP10	(0)		Display mode setting of line 11.
		1		
B	DSP11	(0)		Display mode setting of line 12.
		1		
C	BCOL	(0)	The blanking of BLK1 and BLK0	All blanking (raster area) setting
		1	Sets all blanking (raster area)	
D	BLK0	(0)		Display mode (blanking mode) setting See "DISPLAY FORM 1 (1)".
		1		
E	BLK1	(0)		
		1		
F	—	(0)	Fix to "0".	
		1	Can not be used.	
10	—	(0)	Fix to "0".	
		1	Can not be used.	
11	TEST19	(0)	Fix to "0".	
		1	Can not be used.	
12	—	(0)	Fix to "0".	
		1	Can not be used.	
13	BETA14	(0)	Matrix-outline display (12 X 18 dot)	Effective at the time of Matrix-outline displays and Matrix-outline border displays in the display mode.
		1	Matrix-outline display (14 X 18 dot)	
14	SYAD	(0)	Border display of character	
		1	Shadow display of character	
15	—	(0)	Fix to "0".	
		1	Can not be used.	
16	—	(0)	Fix to "0".	
		1	Can not be used.	
17	—	(0)	Fix to "0".	
		1	Can not be used.	

Note: The mark (○) around the status value means the reset status by the "L" level is input to AC pin.

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(5) Address 12416

DA	Register	Contents		Remarks
		Status	Function	
0	LINE2	(0)	The vertical dot size for line n in the character dot lines (18 vertical lines) is set using LINn (n = 2 to 17).	Character dot size setting in the vertical direction for the 2nd line.
		1		
1	LINE3	(0)	Dot size can be selected between 2 types for each dot line.	Character dot size setting in the vertical direction for the 3rd line.
		1		
2	LINE4	(0)	For dot size, see the below registers. Line 1 and lines 2 to 2 can be set independent of one another.	Character dot size setting in the vertical direction for the 4th line.
		1		
3	LINE5	(0)		Character dot size setting in the vertical direction for the 5th line.
		1		
4	LINE6	(0)		Character dot size setting in the vertical direction for the 6th line.
		1		
5	LINE7	(0)		Character dot size setting in the vertical direction for the 7th line.
		1		
6	LINE8	(0)		Character dot size setting in the vertical direction for the 8th line.
		1		
7	LINE9	(0)		Character dot size setting in the vertical direction for the 9th line.
		1		
8	LINE10	(0)		Character dot size setting in the vertical direction for the 10th line.
		1		
9	LINE11	(0)		Character dot size setting in the vertical direction for the 11th line.
		1		
A	LINE12	(0)		Character dot size setting in the vertical direction for the 12th line.
		1		
B	LINE13	(0)		Character dot size setting in the vertical direction for the 13th line.
		1		
C	LINE14	(0)		Character dot size setting in the vertical direction for the 14th line.
		1		
D	LINE15	(0)		Character dot size setting in the vertical direction for the 15th line.
		1		
E	LINE16	(0)		Character dot size setting in the vertical direction for the 16th line.
		1		
F	LINE17	(0)		Character dot size setting in the vertical direction for the 17th line.
		1		
10	—	(0)	Fix to "0".	
		1	Can not be used.	
11	—	(0)	Fix to "0".	
		1	Can not be used.	
12	—	(0)	Fix to "0".	
		1	Can not be used.	
13	—	(0)	Fix to "0".	
		1	Can not be used.	
14	—	(0)	Fix to "0".	
		1	Can not be used.	
15	—	(0)	Fix to "0".	
		1	Can not be used.	
16	—	(0)	Fix to "0".	
		1	Can not be used.	
17	—	(0)	Fix to "0".	
		1	Can not be used.	

Note: The mark (○) around the status value means the reset status by the "L" level is input to \overline{AC} pin.

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(6) Address 12516

DA	Register	Contents			Remarks
		Status	Function		
0	V1SZ0	(①)	H: Cycle with the horizontal synchronizing pulse		
		1	V1SZ1	V1SZ0	Vertical direction size
1	V1SZ1	(①)	H: Cycle with the horizontal synchronizing pulse		
		1	V1SZ1	V1SZ1	Vertical direction size
2	VSZ1L0	(①)	H: Cycle with the horizontal synchronizing pulse		
		1	VSZ1L1	VSZ1L0	Vertical direction size
3	VSZ1L1	(①)	H: Cycle with the horizontal synchronizing pulse		
		1	VSZ1H0	VSZ1L1	Vertical direction size
4	VSZ1H0	(①)	H: Cycle with the horizontal synchronizing pulse		
		1	VSZ1H1	VSZ1H0	Vertical direction size
5	VSZ1H1	(①)	H: Cycle with the horizontal synchronizing pulse		
		1	-	VSZ1H1	Vertical direction size
6	-	(①)	Fix to "0".		
		1	Can not be used.		
7	-	(①)	Fix to "0".		
		1	Can not be used.		
8	V18SZ0	(①)	H: Cycle with the horizontal synchronizing pulse		
		1	V18SZ1	V18SZ0	Vertical direction size
9	V18SZ1	(①)	H: Cycle with the horizontal synchronizing pulse		
		1	-	V18SZ1	Vertical direction size
A	VSZ2L0	(①)	H: Cycle with the horizontal synchronizing pulse		
		1	VSZ2L1	VSZ2L0	Vertical direction size
B	VSZ2L1	(①)	H: Cycle with the horizontal synchronizing pulse		
		1	-	VSZ2L1	Vertical direction size
C	VSZ2H0	(①)	H: Cycle with the horizontal synchronizing pulse		
		1	VSZ2H1	VSZ2H0	Vertical direction size
D	VSZ2H1	(①)	H: Cycle with the horizontal synchronizing pulse		
		1	-	VSZ2H1	Vertical direction size
E	-	(①)	Fix to "0".		
		1	Can not be used.		
F	-	(①)	Fix to "0".		
		1	Can not be used.		
10	HSZ10	(①)	HSZ11 HSZ10 horizontal direction size		
		1	HSZ11	HSZ10	Horizontal direction size
11	HSZ11	(①)	HSZ11 HSZ10 horizontal direction size		
		1	-	HSZ11	Horizontal direction size
12	HSZ20	(①)	HSZ21 HSZ20 horizontal direction size		
		1	HSZ21	HSZ20	Horizontal direction size
13	HSZ21	(①)	HSZ21 HSZ20 horizontal direction size		
		1	-	HSZ21	Horizontal direction size
14	-	(①)	Fix to "0".		
		1	Can not be used.		
15	-	(①)	Fix to "0".		
		1	Can not be used.		
16	-	(①)	Fix to "0".		
		1	Can not be used.		
17	-	(①)	Fix to "0".		
		1	Can not be used.		

Note: The mark (○) around the status value means the reset status by the "L" level is input to \overline{AC} pin.

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(7) Address 12616

DA	Register	Contents		Remarks
		Status	Function	
0	RC0	(0)	R00–R06 correspond to CO0–CO6 output, respectively.	Raster color setting of all blankings.
		1		
1	RC1	(0)		
		1		
2	RC2	(0)		
		1		
3	RC3	(0)		
		1		
4	RC4	(0)		
		1		
5	RC5	(0)		
		1		
6	RC6	(0)		
		1		
7	-	(0)	Fix to "0".	
		1	Can not be used.	
8	-	(0)	Fix to "0".	
		1	Can not be used.	
9	FC0	(0)	FO0–FO6 correspond to CO0–CO6 output, respectively.	Color setting of the border display or the shadow display.
		1		
A	FC1	(0)		
		1		
B	FC2	(0)		
		1		
C	FC3	(0)		
		1		
D	FC4	(0)		
		1		
E	FC5	(0)		
		1		
F	FC6	(0)		
		1		
10	-	(0)	Fix to "0".	
		1	Can not be used.	
11	-	(0)	Fix to "0".	
		1	Can not be used.	
12	-	(0)	Fix to "0".	
		1	Can not be used.	
13	-	(0)	Fix to "0".	
		1	Can not be used.	
14	-	(0)	Fix to "0".	
		1	Can not be used.	
15	-	(0)	Fix to "0".	
		1	Can not be used.	
16	-	(0)	Fix to "0".	
		1	Can not be used.	
17		(0)	Fix to "0".	
		1	Can not be used.	

Note: The mark (○) around the status value means the reset status by the "L" level is input to \overline{AC} pin.

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(8) Address 12716

DA	Register	Contents		Remarks
		Status	Function	
0	B/F	①	Synchronize with the leading edge of horizontal synchronization.	Synchronize with the front porch or back porch of the horizontal synchronization signal.
		1	Synchronize with the trailing edge of horizontal synchronization.	
1	VMASK	①	Do not mask by VERT input signal.	Sets mask at phase comparison operating.
		1	Mask by VERT input signal.	
2	POLV	①	VERT pin is negative polarity.	VERT pin polarity setting.
		1	VERT pin is positive polarity.	
3	POLH	①	HOR pin is negative polarity.	HOR pin polarity setting.
		1	HOR pin is positive polarity.	
4	TEST13	①	Fix to "0".	
		1	Can not be used.	
5	TEST14	①	Fix to "0".	
		1	Can not be used.	
6	TEST15	①	Fix to "0".	
		1	Can not be used.	
7	TEST16	①	Fix to "0".	
		1	Can not be used.	
8	TEST17	①	Fix to "0".	
		1	Can not be used.	
9	TEST30	①	Fix to "0".	
		1	Can not be used.	
A	DSPON	①	Display OFF	
		1	Display ON	
B	RAMERS	①	RAM not erased	When register RAMERS is set to "1", do not stop the display clock. There is no need to reset because there is no register for this bit.
		1	RAM erased	
C	SPACE0	①	SPACE2 SPACE1 SPACE0 Number of Lines and Space<(S) represents space<	Leave one line worth of space in the vertical direction. For example, 6 (S) 6 indicates two sets of 6 lines with a line of spaces between lines 6 and 7. A line is 18 X N horizontal scan lines. N is determined by the character size in the vertical direction
		1	0 0 0 12 0 0 1 1 (S) 10 (S) 1 0 1 0 2 (S) 8 (S) 2 1 1 1 3 (S) 6 (S) 3 1 0 0 4 (S) 4 (S) 4 1 0 1 5 (S) 2 (S) 5 1 1 0 6 (S) 6 1 1 1 6 (S) (S) 6 (S) represents one line worth of space	
D	SPACE1	①	Fix to "0".	
		1	Can not be used.	
E	SPACE2	①	Fix to "0".	
		1	Can not be used.	
F	-	①	Fix to "0".	
		1	Can not be used.	
10	-	①	Fix to "0".	
		1	Can not be used.	
11	-	①	Fix to "0".	
		1	Can not be used.	
12	-	①	Fix to "0".	
		1	Can not be used.	
13	-	①	Fix to "0".	
		1	Can not be used.	
14	-	①	Fix to "0".	
		1	Can not be used.	
15	-	①	Fix to "0".	
		1	Can not be used.	
16	-	①	Fix to "0".	
		1	Can not be used.	
17	-	①	Fix to "0".	
		1	Can not be used.	

Note: The mark ○ around the status value means the reset status by the "L" level is input to \overline{AC} pin.

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(9) Address 12816

DA	Register	Contents		Remarks
		Status	Function	
0	TEST0	(0)	Fix to "0".	
		1	Can not be used.	
1	TEST1	(0)	Fix to "0".	
		1	Can not be used.	
2	TEST2	(0)	Fix to "0".	
		1	Can not be used.	
3	TEST3	(0)	Fix to "0".	
		1	Can not be used.	
4	TEST10	(0)	Fix to "0".	
		1	Can not be used.	
5	TEST26	(0)	Fix to "0".	
		1	Can not be used.	
6	TEST27	(0)	Fix to "0".	
		1	Can not be used.	
7	TEST28	(0)	Fix to "0".	
		1	Can not be used.	
8	TEST21	(0)	Fix to "0".	
		1	Can not be used.	
9	TEST22	(0)	Fix to "0".	
		1	Can not be used.	
A	TEST29	(0)	Fix to "0".	
		1	Can not be used.	
B	TEST20	(0)	Fix to "0".	
		1	Can not be used.	
C	—	(0)	Fix to "0".	
		1	Can not be used.	
D	—	(0)	Fix to "0".	
		1	Can not be used.	
E	—	(0)	Fix to "0".	
		1	Can not be used.	
F	—	(0)	Fix to "0".	
		1	Can not be used.	
10	—	(0)	Fix to "0".	
		1	Can not be used.	
11	—	(0)	Fix to "0".	
		1	Can not be used.	
12	—	(0)	Fix to "0".	
		1	Can not be used.	
13	—	(0)	Fix to "0".	
		1	Can not be used.	
14	—	(0)	Fix to "0".	
		1	Can not be used.	
15	—	(0)	Fix to "0".	
		1	Can not be used.	
16	—	(0)	Fix to "0".	
		1	Can not be used.	
17	—	(0)	Fix to "0".	
		1	Can not be used.	

Note: The mark (0) around the status value means the reset status by the "L" level is input to \overline{AC} pin.

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

REGISTER SUPPLEMENTARY DESCRIPTION

(1) Setting external clock input and display frequency mode
Setting external clock input and display frequency mode (by use of EXCK0, EXCK1 and DIV11 to DIV0 (12016), as explained here following.

(a) When (EXCK1, EXCK0) = (0, 0) External clock mode 1
 $F_{osc} = 6.3 \text{ to } 80 \text{ MHz}$ ($V_{DD} = 4.75V \text{ to } 5.25V$)

$F_{osc} = 6.3 \text{ to } 40 \text{ MHz}$ ($V_{DD} = 3.00V \text{ to } 3.60V$)

Input from the TCK pin a constant-period continuous external clock that synchronizes with the horizontal synchronous signal. And input from HOR pin a constant period continuous horizontal synchronous signal.

Never stop inputting the clock while displaying.

Do not have to set a display frequency because the clock just as it is entered from outside is used as the display clock.

(b) When (EXCK1, EXCK0) = (0, 1)Internal clock mode

$F_{osc} = 20 \text{ to } 120 \text{ MHz}$ ($V_{DD} = 4.75V \text{ to } 5.25V$)

Clock input from the TCK pin is unnecessary. The multiply clock of the internally generated horizontal synchronous signal is used as the display clock.

The display frequency is set by setting the multiply value of the horizontal synchronous frequency (of the display frequency) in DIV11 to DIV0 (address 12016). Also, set the display frequency range. (See the next page.)

Display frequency is calculated using the below expression.

Display frequency =Horizontal synchronous frequency \times

Multiply value

(c) When (EXCK1, EXCK0) = (1, 0) Setting disabled

(d) When (EXCK1, EXCK0) = (1, 1) External clock mode 2

$F_{osc} = 20 \text{ to } 120 \text{ MHz}$ ($V_{DD} = 4.75V \text{ to } 5.25V$)

Input from the TCK pin a constant-period continuous external clock that synchronizes with the horizontal synchronous signal. And input from HOR pin a constant-period continuous horizontal synchronous signal.

Never stop inputting the clock while displaying.

An internal clock which is in sync with the external input clock is used as the display clock.

Because the display frequency equals the external clock frequency, set N1 (division value) that satisfies the below expressions to DIV11 to DIV0 (address 12016) for make the display frequency is equal to the external clock frequency.




Fig. 3 Example of external clock input

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(2) To set display frequency range

Whenever setting display frequency (when EXCK1 = "0", EXCK0 = "1", or EXCK1 = "1", EXCK0 = "1"), always set the display frequency range in accordance with the display frequency. This range is set from DIVS0, DIVS1, DIVS2, RSEL0 and RSEL1 (address 12016). Frequency ranges are given here below.

RSEL1	RSEL0	DIVS2	DIVS1	DIVS0	Display frequency range MHz
1	1	0	0	0	112.0 to 120.0
1	0	0	0	0	104.0 to 112.0
0	1	0	0	0	93.0 to 104.0
0	0	0	0	0	80.0 to 93.0
1	1	0	0	1	75.0 to 80.0
1	0	0	0	1	69.5 to 75.0
0	1	0	0	1	62.0 to 69.5
0	0	0	0	1	55.0 to 62.0
1	1	0	1	0	—
1	0	0	1	0	52.0 to 55.0
0	1	0	1	0	46.5 to 52.0
0	0	0	1	0	40.0 to 46.5
1	1	0	1	1	37.5 to 40.0
1	0	0	1	1	35.0 to 37.5
0	1	0	1	1	31.0 to 35.0
0	0	0	1	1	27.5 to 31.0
1	1	1	0	0	—
1	0	1	0	0	26.0 to 27.5
0	1	1	0	0	23.5 to 26.0
0	0	1	0	0	20.0 to 23.5

(3) Notes on setting display frequency

To change external clock (display) frequency or horizontal synchronization frequency, always use the following procedures.

To set EXCK1 = "0", EXCK0 = "1"

- (a) Turn the display OFF. ... DSPON (address 12716) = "0"
- (b) Set the display frequency. ... Set from DIV11 to DIV0, DIVS0, DIVS1, DIVS2, RSEL0 and RSEL1 (address 12016).
- (c) Wait 20 ms while the horizontal synchronization signal is being input.
- (d) Turn the display ON. ... DSPON (address 12716) = "1"

To set EXCK1 = "1", EXCK0 = "1"

- (a) Turn the display OFF. ... DSPON (address 12716) = "0"
- (b) Set the display frequency. ... Set from DIV11 to DIV0, DIVS0, DIVS1, DIVS2, RSEL0 and RSEL1 (address 12016).
- (c) Wait 20 ms while the horizontal synchronization signal and external clock are being input.
- (d) Turn the display ON. ... DSPON (address 12716) = "1"

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DISPLAY FORM 1

(1) blanking mode

Character size

: Blanking same as the character size.

Border size

: Blanking the background as a size from character.

Matrix-outline size

: Blanking the background 12 X 18 dot.

All blanking size

: When set register BCOL to "1", all raster area is blanking.

The display mode and blanking mode can be set line-by-line, as follows, from registers BCOL, BLK1, BLK0, DSP0 to DSP11 (address 123₁₆).

BCOL	BLK1	BLK0	Line of DSPn = "0"		Line of DSPn = "1"	
			Display mode	Blanking mode	Display mode	Blanking mode
0	0	0	Matrix-outline border display	Matrix-outline size	Matrix-outline display	Matrix-outline size
	0	1	Character display	Character size	Border display	Border size
	1	0	Border display	Border size	Matrix-outline display	Matrix-outlinesize
	1	1	Matrix-outline display	Matrix-outline size	Character display	Character size
1	0	0	Matrix-outline border display	All blanking size	Matrix-outline display	All blanking size
	0	1	Character display		Border display	
	1	0	Border display		Matrix-outline display	
	1	1	Matrix-outline display		Character display	




Fig. 4 Display form


SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(2) Shadow display


When border display mode, if set SYAD (address 12316) = "0" to "1", it change to shadow display mode.

Border and shadow display are shown below.

Set shadow display color by BR, BG and BB of display RAM or by register FR, FG and FB.



Register SYAD(12316 address) = "0"
Border display



Register SYAD(12316 address) = "1"
Shadow display

Fig.5 Shadow display

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

CHARACTER FONT

Images are composed on a 12 × 18 dot matrix, and characters can be linked vertically and horizontally with other characters to allow the display the continuous symbols.

Character code FF16 is fixed as a blank without background. Therefore, cannot register a character font in this code.




Fig.6 Example of border display

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DATA INPUT EXAMPLE

Data of display RAM and display control registers can be set by the 24-bit serial input function or the I²C-BUS serial input function.

Example of data setting is shown in Figure 7 (at EXCK0 = "1", EXCK1 = "0" setting).

Example of the M35074-XXXSP Data input setting (at EXCK0 = "1", EXCK1 = "0")

Address/data	DA17	DA16	DA15	DA14	DA13	DA12	DA11	DA10	DAF	DAE	DAD	DAC	DBB	DAA	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DAO	Remarks			
200 m sec/hold																									System set up (Note 3)			
Address 120:16	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	Address setting		
data 120:16	0	0	0	0	0	0	1	RSEL1	RSEL0	0	DIVS2	DIVS1	DIVS0	DIV10	DIV9	DIV8	DIV7	DIV6	DIV5	DIV4	DIV3	DIV2	DIV1	DIV0	Frequency value setting			
data 121:16	0	0	0	0	0	0	0	0	0	0	PTD7	PTD6	PTD5	PTD4	PTD3	PTD2	PTD1	PTD0	PTC7	PTC6	PTC5	PTC4	PTC3	PTC2	PTC1	PTC0	Frequency range setting	
data 122:16	0	VP10	VP9	VP8	VP7	VP6	VP5	VP4	VP3	VP2	VPI	VPO	VPI1	HP10	HP9	HP8	HP7	HP6	HP5	HP4	HP3	HP2	HP1	HP0	HP0	Output set		
data 123:16	0	0	0	0	SYAD	BEE114	0	0	0	1	BCOL	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Display form setting		
data 124:16	0	0	0	0	0	0	0	0	0	0	LIN17	LIN16	LIN15	LIN14	LIN13	LIN12	LIN11	LIN10	LIN9	LIN8	LIN7	LIN6	LIN5	LIN4	LIN3	LIN2	Character size setting	
data 125:16	0	0	0	0	HSZ21	HSZ20	HSZ21	HSZ20	HSZ21	HSZ20	0	0	VSZ21H0	VSZ21L0	VSZ21L1	VSZ21H1	VSZ21L0	VSZ21L1	VSZ21H0	VSZ21L0	VSZ21L1	VSZ21H1	VSZ21L0	VSZ21L1	VSZ21H0	VSZ21L0	VSZ21L1	Character size setting
data 126:16	0	0	0	0	0	0	0	0	0	0	FC6	FC5	FC4	FC3	FC2	FC1	FC0	0	RC6	RC5	RC4	RC3	RC2	RC1	RC0	Color, character size setting		
data 127:16	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Display OFF		
200 m sec/hold																									Be stable/Waiting time			
Address 000:16	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Address setting		
data 000:16	0	BC6	BC5	BC4	BC3	BC2	BC1	BC0	C6	C5	C4	C3	C2	C1	C0	C8	C7	C6	C5	C4	C3	C2	C1	C0	Character setting			
Background coloring																										Character code		
data 11F:16	0	BC6	BC5	BC4	BC3	BC2	BC1	BC0	C6	C5	C4	C3	C2	C1	C0	C8	C7	C6	C5	C4	C3	C2	C1	C0	C0	Character setting		
Address 127:16	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	1	0	1	1	1	Address setting		
data 127:16	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Display ON		

Notes 1 : Input a horizontal synchronous signal into the HOR pin and a vertical synchronous signal into the VERT pin.

2 : Matrix-outline display in this data.

3 : Secure the waiting time of 200ms after releasing \overline{AC} , and set data from setting the display frequency (setting of the register).

4 : Set data to Display RAM at internal clock (display clock) is stabilized.

Fig. 7 Example of data setting

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS




Fig.8 Example of the M35074-XXXSP peripheral circuit (External clock mode 1. At EXCK1 = "0", EXCK0 = "0")




Fig.9 Example of the M35074-XXXSP peripheral circuit (Internal clock mode. At EXCK1 = "0", EXCK0 = "1")

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS




Fig.10 Example of the M35074-XXXSP peripheral circuit (External clock mode2. At EXCK1 = "1", EXCK0 = "1")

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DATA INPUT 1

(1) SERIAL DATA INPUT TIMING

- (a) Serial data should be input with the LSB first.
- (b) The address consists of 24 bits.
- (c) The data consists of 24 bits.
- (d) The 24 bits in the SCK after the \overline{CS} signal has fallen are the address, and for succeeding input data, the address is incremented every 24 bits. Therefore, it is not necessary to input the address from the second data.




Fig.11 Serial input timing

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(2) TIMING REQUIREMENTS

Data input

Symbol	Parameter	Limits			Unit	Remarks
		Min.	Typ.	Max.		
tw(SCK)	SCK width	200	—	—	ns	See Figure 12
tsu(\overline{CS})	CS setup time	200	—	—	ns	
th(CS)	CS hold time	2	—	—	μ s	
tsu(SIN)	SIN setup time	200	—	—	ns	
th(SIN)	SIN hold time	200	—	—	ns	
tword	1 word writing time	14	—	—	μ s	




Fig. 12 Serial input timing requirements

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DATA INPUT 2(1) I²C-Bus communication function (At only VDD = 5V)

This IC has a built-in data transmission interface which utilizes 2 unidirectional buses. In communications, this IC functions as a slave reception device.

The IC is synchronized with the serial clock (SCL) sent from the master device and receives the data (SDA).

Communications are controlled from the start/stop states. Also, always put the control byte after attaining the start state.

The below chart shows the start/stop state and control byte configuration.




Fig.13 Start state / Stop state





Fig.14 Control byte configuration

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(2) Data input (Sequence)

- (a) Addresses are consists of 16 bits.
- (b) Data is consists of 24 bits.
- (c) Addresses and data are communicated in 8-bit units. Input the lower 8 bits before the upper 8 bits. Make input from the MSB side.
- (d) After the start state has been attained and the control byte (7CH) received, the next 16 bits (2 bytes) are for inputting the address. Addresses are increased in increments for every 24 bits (3 bytes) of data input thereafter. As a result, it is not necessary to input the address from the second data.

Note: During external synchronous , do not stop the external clock input from the TCK pin while inputting data.



ACK* (Acknowledge) : Output the acknowledge signal whenever one byte input after the start state.

Output the acknowledge signal and receive the data thereafter when match the slave address (7CH).

Fig.15 Data input sequence

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(3) TIMING REQUIREMENTS

Data input

Symbol	Parameter	Limits				Unit	Remarks		
		Typ. mode		High-speed mode					
		Min.	Max.	Min.	Max.				
fCLK	Clock frequency	0	100	0	400	KHz			
tHIGH	HIGH period of Clock	4000	—	600	—	ns			
tLOW	LOW period of Clock	4700	—	1300	—	ns			
tR	SDA & SCL rise time	—	1000	20+(Note) 0.1CB	300	ns			
tF	SDA & SCL fall time	—	300	20+(Note) 0.1CB	300	ns			
thd : STA	Hold time at START status	4000	—	600	—	ns			
tsu : STA	Set up time at START status	4700	—	600	—	ns	Only at START state repeating generation		
thd : DAT	Data input hold time	0	—	0	—	ns			
tsu : DAT	Data input setup time	250	—	100	—	ns			
tsu : STO	Set up time at STOP state	4000	—	600	—	ns			
tBUF	Bus release time	4700	—	1300	—	ns	Time must be released bus before next transmission		
tSP	Input filter / spike suppress (SDA & SCL pin)	N/A	N/A	0	50	ns			

Note: CB = total capacitance of 1 bus line.




Fig.16 Data input timing

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

ABSOLUTE MAXIMUM RATINGS ($V_{DD} = 5.00V$, $T_a = -20$ to $+85^\circ C$, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V_{DD}	Supply voltage	With respect to V_{SS} .	-0.3 to +6.0	V
V_I	Input voltage		$V_{SS} - 0.3 \leq V_I \leq V_{DD} + 0.3$	V
V_O	Output voltage		$V_{SS} \leq V_O \leq V_{DD}$	V
P_d	Power dissipation	$T_a = +25^\circ C$	+300	mW
T_{opr}	Operating temperature		-20 to +85	°C
T_{stg}	Storage temperature		-40 to +125	°C

RECOMMENDED OPERATING CONDITIONS ($V_{DD} = 5.00V$, $T_a = -20$ to $+85^\circ C$, unless otherwise noted)

Symbol	Parameter	Limits			Unit	
		Min.	Typ.	Max.		
V_{DD}	Supply voltage	5V	4.75	5.00	5.25	
		3.3V	3.00	3.30	3.60	
V_{IH}	"H" level input voltage	AC, CS, HOR, VERT	$0.8 \times V_{DD}$	V_{DD}	V_{DD}	
		SCK/SCL, SIN/SDA	$0.7 \times V_{DD}$	V_{DD}	V_{DD}	
V_{IL}	"L" level input voltage	AC, CS, HOR, VERT	0	0	$0.2 \times V_{DD}$	
		SCK/SCL, SIN/SDA	0	0	$0.3 \times V_{DD}$	
F_{OSC}	Oscillating frequency for display	External clock mode 1	$V_{DD}=4.75$ to $5.25V$	6.3	—	
			$V_{DD}=3.00$ to $3.60V$	6.3	—	
		External clock mode 2	$V_{DD}=4.75$ to $5.25V$	20.0	—	
		Internal clock mode	$V_{DD}=4.75$ to $5.25V$	20.0	—	
H.sync	Horizontal synchronous signal input frequency	$V_{DD}=4.75$ to $5.25V$		15.0	—	
		$V_{DD}=3.00$ to $3.60V$		15.0	—	
		$V_{DD}=4.75$ to $5.25V$		130.0	kHz	
		$V_{DD}=3.00$ to $3.60V$		60.0	kHz	

ELECTRICAL CHARACTERISTICS 1 $V_{DD} = 5V$ ($V_{DD} = 5.00V$, $T_a = 25^\circ C$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
V_{DD}	Supply voltage	$T_a = -20$ to $+85^\circ C$	4.75	5.0	5.25	V
I_{DD}	Supply current	$V_{DD} = 5.00V$	—	40	60	mA
V_{OH}	"H" level output voltage	P0 to P7 (Note1)	$V_{DD} = 4.75V$, $I_{OH} = -0.4mA$	3.5	—	—
		CPOUT	$V_{DD} = 4.75V$, $I_{OH} = -0.05mA$		—	—
V_{OL}	"L" level output voltage	P0 to P7 (Note2)	$V_{DD} = 4.75V$, $I_{OL} = 0.4mA$	—	—	0.4
		CPOUT	$V_{DD} = 4.75V$, $I_{OL} = 0.05mA$		—	—
		SIN/SDA	$V_{DD} = 4.75V$, $I_{OL} = 3.0mA$		—	—
R_I	Pull-up resistance AC, CS	$V_{DD} = 5.00V$	10	30	100	kΩ
V_{TCK}	External clock input width	$4.75V \leq V_{DD} \leq 5.25V$	$0.6 \times V_{DD}$	—	$0.9 \times V_{DD}$	V

Notes 1: The current from the IC must not exceed -0.4 mA/port at any of the port pins (P0 to P7).

2: The current flowing into the IC must not exceed 0.4 mA/port at any of port pins (P0 to P7).

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

ELECTRICAL CHARACTERISTICS 2 VDD = 3.3V (VDD = 3.30V, Ta = 25°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
VDD	Supply voltage	Ta = -20 to +85°C	3.00	3.30	3.60	V
IDD	Supply current	VDD = 3.30V	—	20	30	mA
VOH	"H" level output voltage P0 to P7 (Note1)	VDD = 3.00V, IOH = -0.1mA	2.60	—	—	V
VOL	"L" level output voltage P0 to P7 (Note2)	VDD = 3.00V, IOL = 0.1mA	—	—	0.4	V
RI	Pull-up resistance AC, CS	VDD = 3.30V	30	—	150	kΩ
VTCK	External clock input width	3.00V ≤ VDD ≤ 3.60V	0.9 X VDD	—	VDD	V

Notes 1: The current from the IC must not exceed -0.1 mA/port at any of the port pins (P0 to P7).

2: The current flowing into the IC must not exceed 0.1 mA/port at any of port pins (P0 to P7).

NOTE FOR SUPPLYING POWER

(1) Timing of power supplying to \bar{AC} pin

The internal circuit of M35074-XXXSP is reset when the level of the auto clear input pin \bar{AC} is "L". This pin is hysteresis input with the pull-up resistor.

The timing about power supplying of \bar{AC} pin is shown in Figure 15.

After supplying the power (V_{DD} and V_{SS}) to M35074-XXXSP and the supply voltage becomes more than $0.8 \times V_{DD}$, it needs to keep V_{IL} time; t_w of the \bar{AC} pin for more than 1ms.

Start inputting from microcomputer after \bar{AC} pin supply voltage becomes more than $0.8 \times V_{DD}$ and keeping 200ms wait time.

(2) Timing of power supplying to V_{DD1} and V_{DD2} .

Supply power to V_{DD1} and V_{DD2} at the same time.




Fig.17 Timing of power supplying to \bar{AC} pin

PRECAUTION FOR USE

Notes on noise and latch-up

In order to avoid noise and latch-up, connect a bypass capacitor ($\approx 0.1\mu F$) directly between the V_{DD1} pin and V_{SS1} pin, and the V_{DD2} pin and V_{SS2} pin using a heavy wire.

Note for waveform timing of the horizontal signals to the HOR pin

Set horizontal synchronous signal edge* waveform timing to under 5ns and input to HOR pin.

Set only the side which set by B/F register waveform timing under 5ns and input to HOR pin.

*: Set front porch edge or back porch edge by B/F register (address 12716).

DATA REQUIRED FOR MASK ROM ORDERING

Please send the following data for mask orders.


(1) M35074-XXXSP mask ROM order confirmation form

(2) 20P4B mark specification form

(3) ROM data : EPROMs or floppy disks

*In the case of EPROMs, three sets of EPROMs are required per pattern.

*In the case of floppy disks, 3.5-inch 2HD disk (1BM format) is required per pattern.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

STANDARD ROM TYPE : M35074-002SP

M35074-002SP is a standard ROM type of M35074-XXXSP.
The character patterns are fixed to the contents of Figure 18 to 25.

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS




Fig.18 M35074-002SP character patterns (1)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS




Fig.19 M35074-002SP character patterns (2)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS




Fig.20 M35074-002SP character patterns (3)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS




Fig.21 M35074-002SP character patterns (4)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS




Fig.22 M35074-002SP character patterns (5)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS



Fig.23 M35074-002SP character patterns (6)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS




Fig.24 M35074-002SP character patterns (7)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS




Fig.25 M35074-002SP character patterns (8)




SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

PACKAGE OUTLINE**20P4B**

EIAJ Package Code	JEDEC Code	Weight(g)	Lead Material
SDIP20-P-300-1.78	-	1.0	

Scale : 2.5/1

Plastic 20pin 300mil SDIP



Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	—	—	4.5
A ₁	0.51	—	—
A ₂	—	3.3	—
b	0.38	0.48	0.58
b ₁	0.9	1.0	1.3
c	0.22	0.27	0.34
D	18.8	19.0	19.2
E	6.15	6.3	6.45
[e]	—	1.778	—
[e1]	—	7.62	—
L	3.0	—	—
θ	0°	—	15°

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS**Renesas Technology Corp.**

Nippon Bldg., 6-2, Otemachi 2-chome, Chiyoda-ku, Tokyo, 100-0004 Japan

Keep safety first in your circuit designs!

- Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.
- The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors. Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (<http://www.mitsubishichips.com>).
- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein.

REVISION DESCRIPTION LIST

M35074-XXXSP Data Sheet

Rev. No.	Revision Description	Rev. date																																																																																																														
1.0	First Edition	0111																																																																																																														
1.1	<p>2nd Edition</p> <p>p10</p> <p><u>BEFORE</u></p> <table border="1"> <tr><td>BLK0</td><td>BLK1</td><td>DSPn="0"</td><td>DSPn="1"</td></tr> <tr><td>0</td><td>0</td><td>Matrix-outline border</td><td>Matrix-outline</td></tr> <tr><td>0</td><td>1</td><td>Character</td><td>Border</td></tr> <tr><td>1</td><td>0</td><td>Border</td><td>Matrix-outline</td></tr> <tr><td>1</td><td>1</td><td>Matrix-outline</td><td>Charcter</td></tr> </table> <p>(At register BCOL="0")</p> <p><u>AFTER</u></p> <table border="1"> <tr><td>BLK1</td><td>BLK0</td><td>DSPn="0"</td><td>DSPn="1"</td></tr> <tr><td>0</td><td>0</td><td>Matrix-outline border</td><td>Matrix-outline</td></tr> <tr><td>0</td><td>1</td><td>Character</td><td>Border</td></tr> <tr><td>1</td><td>0</td><td>Border</td><td>Matrix-outline</td></tr> <tr><td>1</td><td>1</td><td>Matrix-outline</td><td>Charcter</td></tr> </table> <p><u>BEFORE</u></p> <table border="1"> <tr><td>BLK0</td><td>BLK1</td><td>Blanking mode</td><td>Matrix-outline size</td><td>Character size</td><td>Border size</td><td>Matrix-outline size</td></tr> <tr><td>0</td><td>0</td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>0</td><td>1</td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>1</td><td>0</td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>1</td><td>1</td><td></td><td></td><td></td><td></td><td></td></tr> </table> <p>(At register BCOL="0")</p> <p><u>AFTER</u></p> <table border="1"> <tr><td>BLK1</td><td>BLK0</td><td>Blanking mode</td><td>Matrix-outline size</td><td>Character size</td><td>Border size</td><td>Matrix-outline size</td></tr> <tr><td>0</td><td>0</td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>0</td><td>1</td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>1</td><td>0</td><td></td><td></td><td></td><td></td><td></td></tr> <tr><td>1</td><td>1</td><td></td><td></td><td></td><td></td><td></td></tr> </table>	BLK0	BLK1	DSPn="0"	DSPn="1"	0	0	Matrix-outline border	Matrix-outline	0	1	Character	Border	1	0	Border	Matrix-outline	1	1	Matrix-outline	Charcter	BLK1	BLK0	DSPn="0"	DSPn="1"	0	0	Matrix-outline border	Matrix-outline	0	1	Character	Border	1	0	Border	Matrix-outline	1	1	Matrix-outline	Charcter	BLK0	BLK1	Blanking mode	Matrix-outline size	Character size	Border size	Matrix-outline size	0	0						0	1						1	0						1	1						BLK1	BLK0	Blanking mode	Matrix-outline size	Character size	Border size	Matrix-outline size	0	0						0	1						1	0						1	1						0202
BLK0	BLK1	DSPn="0"	DSPn="1"																																																																																																													
0	0	Matrix-outline border	Matrix-outline																																																																																																													
0	1	Character	Border																																																																																																													
1	0	Border	Matrix-outline																																																																																																													
1	1	Matrix-outline	Charcter																																																																																																													
BLK1	BLK0	DSPn="0"	DSPn="1"																																																																																																													
0	0	Matrix-outline border	Matrix-outline																																																																																																													
0	1	Character	Border																																																																																																													
1	0	Border	Matrix-outline																																																																																																													
1	1	Matrix-outline	Charcter																																																																																																													
BLK0	BLK1	Blanking mode	Matrix-outline size	Character size	Border size	Matrix-outline size																																																																																																										
0	0																																																																																																															
0	1																																																																																																															
1	0																																																																																																															
1	1																																																																																																															
BLK1	BLK0	Blanking mode	Matrix-outline size	Character size	Border size	Matrix-outline size																																																																																																										
0	0																																																																																																															
0	1																																																																																																															
1	0																																																																																																															
1	1																																																																																																															
1.2	<p>3rd Edition</p> <p>p1 FEATURES Data input By 16-bit → By 24-bit</p> <p>p2 PIN DESCRIPTION CS, SCK/SCL, SIN/SDA Function <At 16-bit....> → <At 24-bit....></p> <p>p14 (8) Address 12716 B Remarks “Refer to REGISTER.....” → Deletion</p> <p>p21 DATA INPUT EXAMPLE “the 24-bit serial input function or” → Insertion</p> <p>p24 DATA INPUT 1 (d) “16 bits” → “24 bits”, Fig.11 (16 bits) → (24 bits) SERIAL DATA INPUT TIMING (d) “16 bits” → “24 bits”</p> <p>p25 Table Data input tword Limits “10” → “14”, Fig.12 SCK “12,13,14,15,16” → “20,21,22,23,24”</p> <p>p27 (2) Data input (Sequence) (d) “16 bits” → “24 bits”</p>	0204																																																																																																														