

HMC677LP5 / 677LP5E

6-Bit SERIAL/PARALLEL SWITCH DRIVER/CONTROLLER

Typical Applications

The HMC677LP5(E) is ideal for:

- Microwave and Millimeterwave Control Circuits
- Test and Measurement Equipment
- Complex Multi-Function Assemblies
- Military and Space Subsystems
- Transmit/Receive Module Controllers

Features

Accepts Serial or Parallel Data

Compatible with TTL and CMOS Logic

Complementary Outputs


6-Bit Control Word

Power-up State Selection

Low Power Consumption

Fast Clock Rate

Functional Diagram



General Description

The HMC677LP5(E) is a multi-function BiCMOS control interface IC which is ideal for driving the gates of FET and pHEMT based MMIC control devices. This unique IC can be used to simplify the control of microwave and millimeterwave transmit/receive modules, military subsystems, and multithrow/multiport test and measurement equipment. The HMC677LP5(E) accepts serial or parallel data, and can drive up to 6 complementary sets of outputs.

The HMC677LP5(E) also provides additional functionality such as a power-up state selection, adjustable output voltage levels, and a latched parallel control mode which allows multiple control devices to share a common data bus. The HMC677LP5(E) is ideal for controlling digital phase shifters, digital attenuators, digital variable gain amplifiers, and switching matrices embedded in complex microwave and millimeterwave assemblies.

Electrical Specifications, $T_A = +25^{\circ}$ C, Vdd1 = Vdd2 = +5V, Vee = -5V, Voph = 0V

Parameter	Min	Тур	Max	Units
Input High Voltage, Vih	2	-	-	V
Low Voltage, Vil	-	-	0.8	V
Output High Voltage, Voh (loh = 1 mA, Vee = -4.5V)	Voph - 0.1	-	-	V
Output Low Votlage, Vol (Iol = 2 mA, Vee = -4.5V)	-	-	Vee + 0.1	V
Maximum Input Leakage Current, lin	-	-	1	μA
Propagation Delay, tplh	-	-	80	nS
Maximum Serial Bit Rate	-	-	10	Mbps
Maximum I/O Update Rate	-	-	100	ns



Operating Ranges

Function	Parameter	Min.	Тур.	Max	Units
Vdd	Positive DC Supply Voltage	4.5	5.0	5.5	V
Vee	Negative DC Supply Voltage	-5.5	-5.0	-4.5	V
Voph [1]	DC Output Supply	0	-	2.2	V
Voph - Vee	Negative Supply Voltage Range	4.5	-	7.7	V
Vdd - Vee	Positive to Negative Supply Range	9	10	11	V
Ta	Operating Ambient Temperature	-40	25	85	С
loh ^[2]	loh [2] DC Output Current - High		-	-	mA
lol ^[2]	DC Output Current - Low	2	-	-	mA

^[1] Voph can be used from 0V to 2.2V. Higher voltages can be used to increase low frequency performance of GaAs switches. [2] loh and lol are measured at 0.1V variation from Voph and Vee.

DC Characteristics

Function	Parameter	Co	onditions	Min.	Тур.	Max	Units
Vih	Input High Voltage	High Ir	nput Voltage	2.0	-	-	V
Vil	Input Low Voltage	Low Ir	Low Input Voltage		-	0.8	V
Voh	Output High Voltage	loh = 1 mA	Vee = -4.5V	Voph - 0.1	-	-	V
Vol	Output Low Voltage	IoI = 2 mA	Vee = -4.5V	-	-	Vee +0.1	V
lin	Input Leakage Current	Vin = Vdd or GND	Vdd = Max	-	-	1	μΑ
ldd	Quiescent Supply Current	Vdd = Max	Vin = Vdd or GND	-	-	1.5	mA
^ ldd	Additional Supply Current Per TTL Input Pin	Vdd = Max	Vin = 2V	-	-	50	μΑ

Worst Case AC Characteristics at Voph = 2.2V (Vdd = 4.5V, Vee = -4.5V)

Function	Parameter	-40 °C	+25 °C	+85 °C	Units
Tplh	plh Rising Propagation Delay		30	30	ns
Tphl	Falling Propagation Delay	30	30	30	ns
Ttlh	Output Rising Transition Time	30	40	40	ns
TthI	Output Falling Transition Time		20	20	ns
Tskew	Delay Skew	50	50	50	nS
Cpdd ^[1]	Power Dissipation Capacitance of Vdd	100	100	100	pF
Cpde ^[1]	Power Dissipation Capacitance of Vee	400	400	400	pF

Worst Case AC Characteristics at Voph = 0V (Vdd = 4.5V, Vee = -4.5V)

Function	Parameter	-40 °C	+25 °C	+85 °C	Units
Tplh	Rising Propagation Delay	80	80	80	ns
Tphl	Falling Propagation Delay	80	80	80	ns
Ttlh	Output Rising Transition Time	100	100	100	ns
TthI	Output Falling Transition Time		50	50	ns
Tskew	Tskew Delay Skew		50	50	nS
Cpdd ^[1] Power Dissipation Capacitance of Vdd		100	100	100	pF
Cpde ^[1]	Power Dissipation Capacitance of Vee	400	400	400	pF

¹⁾ Total Power Dissipation is calculated by the following formula: PD = Vdd² f Cpdd + (Voph - Vee)² f Cpde, where f = frequency in Hz




Serial Control Interface

The HMC677LP5(E) contains a 3-wire SPI compatible digital interface (DATA, CLK, LE). It is activated when P/S is kept high. The 6-bit serial word must be loaded MSB first. The positive-edge sensitive CLK and LE requires clean transitions. Standard logic families work well. When LE is high, 6-bit data in the serial input register is transferred to the outputs. When LE is high CLK is masked to prevent data transition during output loading.


When P/S is low, 3-wire SPI interface inputs (DATA, CLK, LE) are disabled and the serial input register is loaded asynchronously with parallel digital inputs (I0-I5). When LE is high, 6-bit parallel data is transferred.

For all modes of operations, the outputs will stay constant while LE is kept low.



Parameter	Тур.
Min. serial period, t _{sck}	100 ns
Control set-up time, t _{CS}	20 ns
Control hold-time, t _{CH}	20 ns
LE setup-time, t _{LN}	10 ns
Min. LE pulse width, t _{LEW}	10 ns
Min LE pulse spacing, t _{LES}	630 ns
Serial clock hold-time from LE, t _{CKN}	10 ns
Hold Time, t _{PH.}	0 ns
Latch Enable Minimum Width, t _{LEN}	10 ns
Setup Time, t _{PS}	2 ns

Timing Diagram (Latched Parallel Mode)



Parallel Mode (Direct Parallel Mode & Latched Parallel Mode)

Note: The parallel mode is enabled when P/S is set to low.

Direct Parallel Mode - Outputs are changed by the Control Voltage Inputs directly. The LE (Latch Enable) must be at a logic high to control in this manner.

Latched Parallel Mode - Outputs are selected using the Control Voltage Inputs and set while the LE is in the Low state. This will not change state while LE is Low. Once all Control Voltage Inputs are at the desired states the LE is pulsed. See timing diagram above for reference.



HMC677LP5 / 677LP5E

6-Bit SERIAL/PARALLEL SWITCH DRIVER/CONTROLLER

Power-Up States

If LE is set to logic LOW at power-up, the logic state of PUP1 and PUP2 determines the power-up state of the part per PUP truth table. If the LE is set to logic HIGH at power-up, the logic state of I5-I0 determines the power-up state of the part per truth table. The attenuator latches in the desired power-up state approximately 200 ms after power-up.

Control Voltage Table

State	Vdd = +3V	Vdd = +5V		
Low	0 to 0.5V @ <1 μA	0 to 0.8V @ <1 μA		
High	2 to 3V @ <1 μA	2 to 5V @ <1 μA		

Power-On Sequence

The ideal power-up sequence is: GND, Vdd, Vee, Voph, digital inputs. The relative order of the digital inputs are not important as long as they are powered after Vdd / Vee / Voph / GND.

Truth Table

Input	Outputs		
lx	Bx	BxB	
Low	Vee	Voph	
High	Voph	Vee	

PUP Truth Table

LE	PUP2	PUP1		Output States				
LE	PUP2	PUPI	B5	B4	В3	B2	B1	В0
0	0	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0
0	1	0	1	0	0	0	0	0
0	1	1	1	1	1	1	1	1
1	Х	Х	Set by the inputs Ix					

For the Inputs (LE, PUP1, PUP2), Logic "0" = 0V and Logic "1" = Vdd

For the outputs, Logic "0" is Bx = Vee, BxB = Voph, and Logic "1" is Bx = Voph, BxB = Vee



Absolute Maximum Ratings


Digital Inputs (I0-I5, Shift Clock, Latch Enable, P/S, PUP and Data Inputs)	-0.5 to Vdd +0.5V	
Bias Voltage (Vdd)	5.6 V	
Bias Voltage (Vee)	-5.6 V	
Bias Voltage (Voph)	2.3 V	
Channel Temperature	125 °C	
Continuous Pdiss (T = 85 °C) (derate 8.2 mW/°C above 85 °C) [1]	325 mW	
Thermal Resistance (Channel to ground paddle)	123 °C/W	
Storage Temperature	erature -65 to +150 °C	
Operating Temperature	-40 to +85 °C	



3. DIMENSION DOES NOT INCLUDE MOLDFLASH OF 0.15mm PER SIDE.

4. DIMENSION DOES NOT INCLUDE MOLDFLASH OF 0.25mm PER SIDE.
5. ALL GROUND LEADS MUST BE SOLDERED TO PCB GROUND.
6. CLASSIFIED AS MOISTURE SENSITIVITY LEVEL (MSL) 1.

Outline Drawing



Package Information

Part Number	Package Body Material	Lead Finish	MSL Rating	Package Marking [3]
HMC677LP5	Low Stress Injection Molded Plastic	Sn/Pb Solder	MSL1 [1]	H677 XXXX
HMC677LP5E	RoHS-compliant Low Stress Injection Molded Plastic	100% matte Sn	MSL1 [2]	H677 XXXX

PLANE

-C-

- [1] Max peak reflow temperature of 235 °C
- [2] Max peak reflow temperature of 260 $^{\circ}\text{C}$
- [3] 4-Digit lot number XXXX




Pin Descriptions

Pin Number	Function	Description	Interface Schematic
1, 29	Vdd1, Vdd2	Supply Voltage	
2 - 7	10 - 15		Vdd Ç
9	P/S		
10	CLK		10-15 LE
11	SERIN	See Truth Table, Control Voltage Table	CLK SERIN O
12	LE	and Timing Diagram	PUP1
31, 32	PUP2, PUP1		P/S
8, 13, 14	N/C	No connection necessary. These pins may be connected to DC ground.	
15, 17, 19, 21, 23, 25	B0 - B5	October 1980 October 1980	Voph O
16, 18, 20, 22, 24, 26	B0B - B5B	Complementary Outputs	B0,80B B1,81B B2,82B
27	Vee	Negative Supply.	B3,83B B4,84B B5,85B
28	VOPH	User selectable output high voltage 0 to +2.2V	Vee O
30	SEROUT	Serial input data delayed by six clock cycles.	Vdd O SEROUT




Application & Evaluation PCB Schematic





Evaluation PCB



List of Materials for Evaluation PCB 119681 [1][3]

Item	Description
C1, C3, C5	1000 pF Capacitor, 0402 Pkg.
C2, C4, C6	0.1 μF Capacitor, 0402 Pkg.
J1 - J4	Multi Pin DC Connector
R1 - R12	39kΩ Resistor, 0402 Pkg.
U1	HMC677LP5(E) 6-Bit Digital Level Shifter
PCB [2]	119679 Evaluation PCB

[1] Reference this number when ordering complete evaluation PCB

The evaluation circuit board shown is available from Hittite upon request.

^[2] Circuit Board Material: FR4

^[3] Please refer to part's pin description and functional diagram for pin out assignments on evaluation board.