



FLASH-ROM MODULE 16MByte (2M x 64-Bit) ,120PIN SMM,3.3V
Part No. HMF2M64F8V

GENERAL DESCRIPTION

The HMF2M64F8V is a high-speed flash read only memory (FROM) module containing 8,388,608 words organized in an x64bit configuration. The module consists of eight 1M x 16 FROM mounted on a 120-pin, SMM connector FR4-printed circuit board.

Commands are written to the command register using standard microprocessor write timings.

Register contents serve as input to an internal state-machine, which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from 12.0V flash or EPROM devices.

Output enable (/OE) and write enable (/WE) can set the memory input and output. The host system can detect a program or erase operation is complete by observing the Ready Pin, or reading the DQ7(Data # Polling) and DQ6(Toggle) status bits. When FROM module is disable condition the module is becoming power standby mode, system designer can get low -power design. All module components may be powered from a single + 3.0V DC power supply and all inputs and outputs are LVTTTL-compatible

FEATURES

- w Access time : 70, 90 and 120ns
- w High-density 16MByte design
- w High-reliability, low-power design
- w Single + 3V \pm 0.3V power supply
- w Easy memory expansion
- w Hardware reset pin(RESET#)
- w FR4-PCB design
- w 120-Pin Designed by 60-Pin Fine Pitch Connector P1,P2
- w Minimum 1,000,000 write cycle guarantee per sector
- w 20-year data retention at 125 °C
- w Flexible sector architecture
- w Embedded algorithms
- w Erase suspend / Erase resume

OPTIONS

MARKING

w Timing

70ns access	-70
90ns access	-90
120ns access	-120


w Packages

120-pin SMM	F
-------------	---

PIN ASSIGNMENT

P1				P2			
PIN	Symbol	PIN	Symbol	PIN	Symbol	PIN	Symbol
1	Vcc	31	Vss	1	Vcc	31	Vss
2	DQ32	32	DQ0	2	DQ16	32	DQ48
3	DQ33	33	DQ1	3	DQ17	33	DQ49
4	DQ34	34	DQ2	4	DQ18	34	DQ50
5	DQ35	35	DQ3	5	DQ19	35	DQ51
6	DQ36	36	DQ4	6	DQ20	36	DQ52
7	DQ37	37	DQ5	7	DQ21	37	DQ53
8	DQ38	38	DQ6	8	DQ22	38	DQ54
9	DQ39	39	DQ7	9	DQ23	39	DQ55
10	Vcc	40	Vss	10	Vcc	40	Vss
11	DQ40	41	DQ8	11	DQ24	41	DQ56
12	DQ41	42	DQ9	12	DQ25	42	DQ57
13	DQ42	43	DQ10	13	DQ26	43	DQ58
14	DQ43	44	DQ11	14	DQ27	44	DQ59
15	DQ44	45	DQ12	15	DQ28	45	DQ60
16	DQ45	46	DQ13	16	DQ29	46	DQ61
17	DQ46	47	DQ14	17	DQ30	47	DQ62
18	DQ47	48	DQ15	18	DQ31	48	DQ63
19	Vcc	49	Vss	19	Vcc	49	Vss
20	A1	50	A10	20	A20	50	NC
21	A2	51	A11	21	A0	51	/BANK0
22	A3	52	A12	22	A16	52	Vss
23	A4	53	A13	23	/WE1	53	Vss
24	A5	54	A14	24	/WE2	54	/WE3
25	Vcc	55	Vss	25	Vcc	55	Vss
26	A6	56	A15	26	/OE	56	/WE4
27	A7	57	A17	27	/RESET	57	/WE5
28	A8	58	A18	28	/WE0	58	/WE6
29	A9	59	A19	29	/RY_BY	59	/WE7
30	Vcc	60	Vss	30	Vcc	60	Vss

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

MODE	/OE	/CE	/WE	DQ	POWER
STANDBY	X	V _{CC} ±0.3	X	HIGH-Z	STANDBY
NOT SELECTED	H	L	H	HIGH-Z	ACTIVE
READ	L	L	H	Dout	ACTIVE
WRITE or ERASE	H	L	L	Din	ACTIVE

NOTE: X means don't care

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING
Voltage with respect to ground all other pins	V _{IN,OUT}	-0.5V to +0.5V
Voltage with respect to ground V _{CC}	V _{CC}	-0.5V to +4.0V
Storage Temperature	T _{STG}	-65°C to +150°C
Operating Temperature	T _A	-55°C to +125°C

w Stresses greater than those listed under " Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	TYP.	MAX
V _{CC} for ±5% device Supply Voltages	V _{CC}	3.0V		3.6V
V _{CC} for ± 10% device Supply Voltages	V _{CC}	2.7V		3.6V
Ground	V _{SS}	0	0	0

DC AND OPERATING CHARACTERISTICS (0°C ≤ T_A ≤ 70 °C ; V_{CC} = 5V ± 0.5V)

PARAMETER	TEST CONDITIONS	SYMBOL	MIN	MAX	UNITS
Input Leakage Current	V _{CC} =V _{CC} max, V _{IN} = GND to V _{CC}	I _{L1}		±1.0	μA
Output Leakage Current	V _{CC} =V _{CC} max, V _{OUT} = GND to V _{CC}	I _{L0}		±1.0	μA
Output High Voltage	I _{OH} = -2.5mA, V _{CC} = V _{CC} min	V _{OH}	0.85* V _{CC}		V
Output Low Voltage	I _{OL} = 12mA, V _{CC} =V _{CC} min	V _{OL}		0.45	V
V _{CC} Active Current for Read(1)	/CE = V _{IL} , /OE=V _{IH} ,	I _{CC1}	72	128	mA
V _{CC} Active Current for Program or Erase(2)	/CE = V _{IL} , /OE=V _{IH}	I _{CC2}	160	240	mA
V _{CC} Standby Current	/CE= V _{IH}	I _{CC3}	1.6	40	mA
Low V _{CC} Lock-Out Voltage		V _{LKO}	2.3	2.5	V

- Notes:**
1. The I_{CC} current listed is typically less than 2mA/MHz, with /OE at V_{IH}.
 2. I_{CC} active while embedded algorithm (program or erase) is in progress
 3. Maximum I_{CC} current specifications are tested with V_{CC}=V_{CC} max

ERASE AND PROGRAMMING PERFORMANCE

PARAMETER	LIMITS			UNIT	COMMENTS
	MIN.	TYP.	MAX.		
Sector Erase Time	-	0.7	15	Sec	Excludes 00H programming prior to erasure
Byte Programming Time	-	9	300	μs	Excludes system-level overhead
Chip Programming Time	-	18	54.8	Sec	Excludes system-level overhead

CAPACITANCE

PARAMETER SYMBOL	PARAMETER DESCRIPTION	TEST SETUP	TYP.	MAX	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0	48	60	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0	68	96	pF
C _{IN2}	Control Pin Capacitance	V _{IN} = 0	60	72	pF

Notes : Test conditions T_A = 25° C, f=1.0 MHz.

AC CHARACTERISTICS**u Read Only Operations Characteristics**

PARAMETER SYMBOLS		DESCRIPTION	TEST SETUP	Speed Options				UNIT
JEDEC	STANDARD			70R	80	-90	-120	
T _{AVAV}	t _{RC}	Read Cycle Time	Min	70	80	90	120	ns
T _{AVQV}	t _{ACC}	Address to Output Delay	/CE = V _{IL} /OE = V _{IL} Max	70	80	90	120	ns
T _{ELQV}	t _{CE}	Chip Enable to Output Delay	/OE = V _{IL} Max	70	80	90	120	ns
T _{GLQV}	t _{OE}	Chip Enable to Output Delay	Max	30	30	35	50	ns
T _{EHQZ}	t _{DF}	Chip Enable to Output High-Z	Max	25	25	30	30	ns
T _{GHQZ}	t _{DF}	Output Enable to Output High-Z	Max	125	25	30	30	ns
T _{AXQX}	t _{QH}	Output Hold Time From Addresses, /CE or /OE, Whichever Occurs First	Min	0	0	0	0	ns

Notes : Test Conditions

Output Load : 1TTL gate and Output Load Capacitance 100 pF, in case of 55ns-30pF


Input rise and fall times : 5 ns, In case of 55ns-5ns

Input pulse levels : 0.45V to 2.4V, In case of 55ns- 0.0V-3.0V

Timing measurement reference level

Input : 0.8V, In case of 55ns-1.5V

Output : 2.0V, In case of 55ns-1.5V



Note : $C_L = 100\text{pF}$ including jig capacitance

U Erase/Program Operations

PARAMETER SYMBOLS		DESCRIPTION	Speed Options				UNIT	
JEDEC	STANDARD		70R	80	-90	-120		
T_{AVAV}	t_{WC}	Write Cycle Time	Min	70	80	90	120	ns
T_{AVWL}	t_{AS}	Address Setup Time	Min	0				ns
T_{WLAX}	t_{AH}	Address Hold Time	Min	45	45	45	50	ns
T_{DVWH}	t_{DS}	Data Setup Time	Min	35	35	45	50	ns
T_{WHDX}	t_{DH}	Data Hold Time	Min	0				ns
	t_{OES}	Output Enable Setup Time	Min	0				ns
T_{GHWL}	t_{GHWL}	Read Recover Time Before Write	Min	0				ns
T_{ELWL}	t_{CS}	/CE Setup Time	Min	0				ns
T_{WHEH}	t_{CH}	/CE Hold Time	Min	0				ns
T_{WLWH}	t_{WP}	Write Pulse Width	Min	35	35	45	50	ns
t_{WHWL}	t_{WPH}	Write Pulse Width High	Min	30				ns
t_{WHWH1}	t_{WHWH1}	Byte Programming Operation	Typ	9				μs
t_{WHWH2}	t_{WHWH2}	Sector Erase Operation (Note1)	Typ	0.7				sec
	t_{VCS}	Vcc set up time	Min	50				μs

- Notes :**
1. This does not include the preprogramming time
 2. This timing is only for Sector Protect operations

U Erase/Program Operations


Alternate /CE Controlled Writes

PARAMETER SYMBOLS		DESCRIPTION	SPEED OPTION				UNIT	
JEDEC	STANDARD		70R	80	-90	-120		
t_{AVAV}	t_{WC}	Write Cycle Time	Min	70	80	90	120	ns
t_{AVEL}	t_{AS}	Address Setup Time	Min	0				ns
t_{ELAX}	t_{AH}	Address Hold Time	Min	45	45	45	50	ns
t_{DVEH}	t_{DS}	Data Setup Time	Min	35	35	45	50	ns
t_{EHDx}	t_{DH}	Data Hold Time	Min	0				ns
	t_{OES}	Output Enable Setup Time	Min	0				ns
t_{GHEL}	t_{GHEL}	Read Recover Time Before Write	Min	0				ns
t_{WLEL}	t_{WS}	/WE Setup Time	Min	0				ns
t_{EHWL}	t_{WH}	/WE Hold Time	Min	0				ns
t_{ELEH}	t_{CP}	/CE Pulse Width	Min	35	35	45	50	ns
t_{EHEL}	t_{CPH}	/CE Pulse Width High	Min	20				ns
t_{WHWH1}	t_{WHWH1}	Byte Programming Operation	Typ	9				μ s
t_{WHWH2}	t_{WHWH2}	Sector Erase Operation (Note)	Typ	0.7				sec


Notes : This does not include the preprogramming time.

TIMMING DIAGRAMS

U READ OPERATIONS TIMING




U RESET TIMING




Reset Timings NOT during Embedded Algorithms


Reset Timings during Embedded Algorithms




PROGRAM OPERATIONS TIMING




CHIP/SECTOR ERASE OPERATION TIMINGS



DATA# POLLING TIMES(DURING EMBEDDED ALGORITHMS)





TOGGLE# BIT TIMINGS (DURING EMBEDDED ALGORITHMS)



PACKAGE DIMMENSIONS

TOP SIDE



ORDERING INFORMATION

Part Number	Density	Org.	Package	Component Number	Vcc	SPEED
HMF2M64F8V-70	16MByte	2M x 64	120 Pin-SMM	8EA	3.3V	70ns
HMF2M64F8V-90	16MByte	2M x 64	120 Pin-SMM	8EA	3.3V	90ns
HMF2M64F8V-120	16MByte	2M x 64	120 Pin-SMM	8EA	3.3V	120ns