

# Agilent HMMC-3024 DC-12 GHz High Efficiency GaAs HBT MMIC Divide-by-4 Prescaler

1GC1-8007

Data Sheet


#### **Features**

- Wide Frequency Range: 0.2-12 GHz
- High Input Power Sensitivity: On-chip pre- and post-amps
   -25 to +10 dBm (1–8 GHz)
  - -15 to +18 dBm (8-10 GHz)
  - -10 to +2 dBm (10-12 GHz)
- Dual-mode P<sub>out</sub>: (Chip Form)
   0 dBm (0.5 V<sub>p-p</sub>) @ 40 mA
   -6.0 dBm (0.25 V<sub>p-p</sub>) @ 30 mA
- Low Phase Noise:
   -153 dBc/Hz @ 100 kHz Offset
- (+) or (-) Single Supply Bias Operation
- Wide Bias Supply Range:
   4.5 to 6.5 volt operating range
- Differential I/O with on-chip 50  $\Omega$  matching

### **Description**

The HMMC-3024 GaAs HBT MMIC prescaler offers dc to 12 GHz frequency translation for use in communications and EW systems incorporating high-frequency PLL oscillator circuits and signal-path down conversion applications. The prescaler provides a large input power sensitivity window and low phase noise. In addition to the fea-

tures listed above the device offers an input disable contact pad to eliminate any self-oscillation condition.



Chip Size: 1330 x 440 µm (52.4 x 17.3 mils)

Chip Size Tolerance:  $\pm$  10 µm ( $\pm$  0.4 mils) Chip Thickness: 127  $\pm$  15 µm (5.0  $\pm$  0.6 mils) Pad Dimensions: 70 x 70 µm (2.8 x 2.8 mils)

#### Absolute Maximum Ratings<sup>1</sup>

(@  $T_A = 25$ °C, unless otherwise indicated)

Symbol	Parameters/Conditions Min.  Bias supply voltage		Max.	Units	
$\overline{v_{\mathtt{CC}}}$			+7	volts	
V <sub>EE</sub>	Bias supply voltage	-7		volts	
V <sub>CC</sub> - V <sub>EE</sub>	Bias supply delta	Bias supply delta 0		volts	
V <sub>Disable</sub>	Pre-amp disable voltage	Pre-amp disable voltage V <sub>EE</sub> V		volts	
V <sub>Logic</sub>	Logic threshold voltage	Logic threshold voltage V <sub>CC</sub> -1.5		volts	
P <sub>in(CW)</sub>	CW RF input power		+10	dBm	
V <sub>RFin</sub>	DC input voltage (@ RF <sub>in</sub> or RF <sub>in</sub> ports)		V <sub>CC</sub> ±0.5	volts	
T <sub>BS</sub> <sup>2</sup>	Backside operating temperature	-40	+85	°C	
T <sub>st</sub>	Storage temperature	-65	+165	°C	
T <sub>max</sub>	Maximum assembly temperature (60 s max.)		310	°C	

- 1. Operation in excess of any parameter limit (except T<sub>BS</sub>) may cause permanent damage to the device.
- 2. MTTF > 1 x  $10^6$  hours @  $T_{BS} \le 85^\circ$ C. Operation in excess of maximum operating temperature ( $T_{BS}$ ) will degrade MTTF.



dc Specifications/Physical Properties ( $T_A = 25^{\circ}C$ ,  $V_{CC} - V_{EE} = 5.0$  volts, unless otherwise listed)

Symbol	Parameters/Conditions	Min.	Тур.	Max.	Units
V <sub>CC</sub> – V <sub>EE</sub>	Operating bias supply difference <sup>1</sup>	4.5	5.0	6.5	volts
I <sub>CC</sub>   or  I <sub>EE</sub>	Bias supply current (HIGH Output Power Configuration <sup>2</sup> : V <sub>PwrSel</sub> = V <sub>EE</sub> )	34	40	46	mA
	Bias supply current ( <b>LOW</b> Output Power Configuration: V <sub>PwrSel</sub> = open)	25	30	35	mA
V <sub>RFin(q)</sub> V <sub>RFout(q)</sub>	Quiescent dc voltage appearing at all RF ports		V <sub>CC</sub>		volts
V <sub>Logic</sub> Nominal ECL Logic Level (V <sub>Logic</sub> contact self-bias voltage, generated on-ch		V <sub>CC</sub> -1.45	V <sub>CC</sub> -1.32	V <sub>CC</sub> -1.25	volts

# RF Specifications $(T_A = 25^{\circ}C, Z_0 = 50 \Omega, V_0)$

$(T_A = 25^{\circ}C, Z_0 = 50 \Omega, V_{CC} - V_{EE} = 5.0 \text{ volts})$			(÷4)		
Symbol	Parameters/Conditions	Min.	Тур.	Max.	Units
$\overline{f_{\text{in(max)}}}$	Maximum input frequency of operation	12	14		GHz
$f_{in(min)}$	Minimum input frequency of operation <sup>1</sup> (P <sub>in</sub> = -10 dBm)		0.2	0.5	GHz
$f_{Self-Osc.}$	Output Self-Oscillation Frequency <sup>2</sup>		3.4		GHz
P <sub>in</sub>	@ dc, (Square-wave input)	-15	> -25	+10	dBm
	@ $f_{in}$ = 500 MHz, (Sine-wave input)	-15	> -20	+10	dBm
	$f_{in}$ = 1 to 8 GHz	-15	> -20	+10	dBm
	f <sub>in</sub> = 8 to 10 GHz	-10	> -15	+ 5	dBm
	f <sub>in</sub> = 10 to 12 GHz	-5	> -10	-1	dBm
RL	Small-Signal Input/Output Return Loss (@ $f_{in}$ < 10 GHz)				dB
S <sub>12</sub>	Small-Signal Reverse Isolation (@ $f_{in}$ < 10 GHz)				dB
$\Phi_{N}$	SSB Phase noise (@ $P_{in}$ = 0 dBm, 100 kHz offset from a $f_{out}$ = 1.2 GHz Carrier)				dBc/Hz
Jitter	Input signal time variation @ zero–crossing $(f_{in} = 10 \text{ GHz}, P_{in} = -10 \text{ dBm})$				ps
T <sub>r</sub> or T <sub>f</sub>	Output edge speed (10% to 90% rise/fall time)				ps

#### Notes

<sup>1.</sup> Prescaler will operate over full specified supply voltage range, V<sub>CC</sub> or V<sub>EE</sub> not to exceed limits specified in Absolute Maximum Ratings section.

<sup>2.</sup> High output power configuration:  $P_{out} = 0$  dBm ( $V_{out} = 0.5 V_{p-p}$ ). Low output power configuration:  $P_{out} = -6.0$  dBm ( $V_{out} = 0.25 V_{p-p}$ )

<sup>1.</sup> For sine-wave input signal. Prescaler will operate down to D.C. for square-wave input signal. Minimum divide frequency limited by input slew-rate.

<sup>2.</sup> Prescaler may exhibit this output signal under bias in the absence of an RF input signal. This condition may be eliminated by use of the Pre-amp Disable (  $\ensuremath{V_{Disable}}\xspace)$  feature, or the Differential Input de-biasing technique.

**RF Specifications** (Continued)  $(T_A = 25^{\circ}C, Z_0 = 50 \Omega, V_{CC} - V_{EE} = 5.0 \text{ volts})$ 

A TO GO EL TO THE		High Output Power Operating Mode <sup>1</sup>			
Symbol	Parameters/Conditions	Min.	Тур.	Max.	Units
P <sub>out</sub>	@ f <sub>out</sub> < 1 GHz	-2.0	0.0		dBM
	@ f <sub>out</sub> = 2.5 GHz	-2.5	-0.5		dBm
	@ f <sub>out</sub> = 3.0 GHz	-3.0	-1.0		dBm
V <sub>out(p-p)</sub>	$ @ \ f_{\rm out} < 1 \ {\rm GHz} $	0.39	0.5		volts
	@ $f_{\text{out}} = 2.5 \text{ GHz}$	0.37	0.47		volts
	@ $f_{\text{out}} = 3.0 \text{ GHz}$	0.35	0.44		volts
P <sub>Spitback</sub>	$f_{ m out}$ power level appearing at RF $_{ m in}$ or $\overline{ m RF}_{ m in}$ (@ $f_{ m in}$ 10 GHz, Unused RF $_{ m out}$ or $\overline{ m RF}_{ m out}$ unterminated)		-53		dBm
	$f_{ m out}$ power level appearing at RF <sub>in</sub> or $\overline{ m RF}_{ m in}$ (@ $f_{ m in}$ = 10 GHz, Both RF <sub>out</sub> & $\overline{ m RF}_{ m out}$ <b>terminated</b> )		-73		dBm
Pfeedthru	Power level of $f_{\text{in}}$ appearing at RF <sub>out</sub> or $\overline{\text{RF}}_{\text{out}}$ (@ $f_{\text{in}}$ = 12 GHz, $P_{\text{in}}$ = 0 dBm, referred to $P_{\text{in}}$ ( $f_{\text{in}}$ )		-30		dBc
H <sub>2</sub>	Second harmonic distortion output level (@ $f_{out} = 3.0$ GHz, referred to $P_{out} (f_{out})$ )		-25		dBc
		Low Outp	ut Power Ope	rating Mode <sup>2</sup>	
P <sub>out</sub>		-8.0	-6.0		dBm
	@ f <sub>out</sub> = 2.5 GHz	-8.5	-6.5		dBm
	@ $f_{\text{out}} = 3.0 \text{ GHz}$	-9.0	-7.0		dBm
$\overline{ V_{out(p-p)} }$	$ @ \ f_{\rm out} < 1 \ {\rm GHz} $	0.20	0.25		volts
	@ $f_{\text{out}} = 2.5 \text{ GHz}$	0.19	0.24		volts
	@ $f_{\text{out}} = 3.0 \text{ GHz}$	0.18	0.22		volts
P <sub>Spitback</sub>	$f_{ m out}$ power level appearing at RF $_{ m in}$ or $\overline{ m RF}_{ m in}$ (@ $f_{ m in}$ 12 GHz, Unused RF $_{ m out}$ or $\overline{ m RF}_{ m out}$ unterminated)		-61		dBm
	$f_{ m out}$ power level appearing at $ m RF_{in}$ or $ m \overline{RF}_{in}$ (@ $f_{in}$ = 12 GHz, both $ m RF_{out}$ & $ m \overline{RF}_{out}$ terminated)		-82		dBm
Pfeedthru	Power level of $f_{\rm in}$ appearing at RF <sub>out</sub> or $\overline{\rm RF}_{\rm out}$ (@ $f_{\rm in}$ = 12 GHz, $P_{\rm in}$ = 0 dBm, referred to $P_{\rm in}$ ( $f_{\rm in}$ ))		-30		dBc

#### Notes

<sup>1.</sup>  $V_{PwrSel} = V_{EE}$ .

<sup>2.</sup> V<sub>PwrSel</sub> = Open Circuit.




Figure 1. Simplified Schematic

### **Applications**

The HMMC-3024 is designed for use in high frequency communications, microwave instrumentation, and EW radar systems where low phase-noise PLL control circuitry or broad-band frequency translation is required.

#### **Operation**

The device is designed to operate when driven with either a single-ended or differential sinusoidal input signal over a 200 MHz to 12 GHz bandwidth. Below 200 MHz the prescaler input is "slew-rate" limited, requiring fast rising and falling edge speeds to properly

divide. The device will operate at frequencies down to dc when driven with a square-wave.

The device may be biased from either a single positive or single negative supply bias. The backside of the device is not dc connected to any dc bias point on the device.

For positive supply operation  $V_{CC}$  is nominally biased at any voltage in the +4.5 to +6.5 volt range with  $V_{EE}$  (or  $V_{EE}$  &  $V_{PwrSel}$ ) grounded. For negative bias operation  $V_{CC}$  is typically grounded and a negative voltage between -4.5 to -6.5 volts is applied to  $V_{EE}$  (or  $V_{EE}$  &  $V_{PwrSel}$ ).

Several features are designed into this prescaler:

#### 1. Dual-Output Power Feature

Bonding both  $V_{EE}$  and  $V_{PwrSel}$  pads to either ground (positive bias mode) or the negative supply (negative bias mode), will deliver  $\sim 0$  dBm  $[0.5 \ V_{p-p}]$  at the RF output port while drawing  $\sim 40$  mA supply current. Eliminating the  $V_{PwrSel}$  connection results in reduced output power and voltage swing, -6.0 dBm  $[0.25 \ V_{p-p}]$  but at a reduced current draw of  $\sim 30$  mA resulting in less overall power dissipation.

(NOTE:  $V_{EE}$  must ALWAYS be bonded and  $V_{PwrSel}$  must NEVER be biased to any potential other than  $V_{EE}$  or open-circuited.)

#### 2. V<sub>Logic</sub> ECL Contact Pad

Under normal conditions no connection or external bias is required to this pad and it is self-biased to the on-chip ECL logic threshold voltage ( $V_{CC}$ -1.35 V). The user can provide an external bias to this pad (1.5 to 1.2 volts less than  $V_{CC}$ ) to force the prescaler to operate at a system generated logic threshold voltage.

#### 3. Input Disable Feature

If an RF signal with sufficient signalto-noise ratio is present at the RF input, the prescaler will operate and provide a divided output equal to the input frequency divided by the divide modulus. Under certain "ideal" conditions where the input is well matched at the right input frequency, the device may "self-oscillate," especially under small signal input powers or with only noise present at the input. This "self-oscillation" will produce a undesired output signal also known as a false trigger. By applying an external bias to the input disable contact pad (more positive than V<sub>CC</sub> -1.35 V), the input preamplifier stage is locked into either logic "high" or logic "low" preventing frequency division and any self-oscillation frequency which may be present.

#### 4. Input dc Offset

Another method used to prevent false triggers or self-oscillation conditions is to apply a 20 to 100 mV dc offset voltage between the RF<sub>in</sub> and  $\overline{\text{RF}}_{\text{in}}$  ports. This prevents noise or spurious low level signals from triggering the divider. Adding a 10 K $\Omega$  resistor between the unused RF input to a contact point at the V<sub>EE</sub> potential will result in an offset of ≈25 mV between the RF inputs.

Note however, that the input sensitivity will be reduced slightly due to the presence of this offset.

#### **Assembly Techniques**

Figure 3 shows the chip assembly diagram for single-ended I/O operation through 12 GHz for either positive or negative bias supply operation. In either case the supply contact to the chip must be capacitively bypassed to provide good input sensitivity and low input power feedthrough. Independent of the bias applied to the device, the backside of the chip should always be connected to both a good RF ground plane and a good thermal heat sinking region on the mounting surface.

All RF ports are dc connected on-chip to the V<sub>CC</sub> contact through on-chip 50  $\Omega$  resistors. Under any bias conditions where V<sub>CC</sub> is not dc grounded, the RF ports should be ac coupled via series capacitors mounted on the thin-film substrate at each RF port. Only under bias conditions where V<sub>CC</sub> is dc grounded (as is typical for negative bias supply operation) may the RF ports be direct coupled to adjacent circuitry or in some cases, such as level shifting to subsequent stages. In the latter case the device backside may be "floated" and bias applied as the difference between  $V_{CC}$  and  $V_{EE}$ .

All bonds between the device and this bypass capacitor should be as short as possible to limit the inductance. For operation at frequencies below 1 GHz, a large value capacitor must be added to provide proper RF bypassing.

Due to on-chip 50  $\Omega$  matching resistors at all four RF ports, no external termination is required on any unused RF port. However, improved "Spitback" performance (~20 dB) and input sensitivity can be achieved by terminating the unused RF<sub>out</sub> port to V<sub>CC</sub> through 50  $\Omega$  (positive supply) or to ground via a 50  $\Omega$  termination (negative supply operation).

GaAs MMICs are ESD sensitive. ESD preventive measures must be employed in all aspects of storage, handling, and assembly.

MMIC ESD precautions, handling considerations, die attach and bonding methods are critical factors in successful GaAs MMIC performance and reliability.

Agilent application note #54, "GaAs MMIC ESD, Die Attach and Bonding Guidelines" provides basic information on these subjects.

## **Optional dc Operating Values/Logic Levels**

 $(T_A = 25^{\circ}C)$ 

Function	Symbol	Conditions	Min (volts/mA)	Typical (volts/mA)	Max (volts/mA)
Logic Threshold <sup>1</sup>	V <sub>Logic</sub>		V <sub>CC</sub> -1.45	V <sub>CC</sub> -1.32	V <sub>CC</sub> -1.25
Input Disable	V <sub>Disable(High)</sub> [Disable]		V <sub>Logic</sub> +0.25	V <sub>Logic</sub>	V <sub>CC</sub>
Input Disable	V <sub>Disable(Low)</sub> [Enable]		V <sub>EE</sub>	V <sub>Logic</sub>	V <sub>Logic</sub> -0.25
Input Disable	I <sub>Disable</sub>	$V_D > V_{EE} + 3$	(V <sub>Disable</sub> -V <sub>EE</sub> -3)/500	(V <sub>Disable</sub> -V <sub>EE</sub> -3)/500	(V <sub>Disable</sub> -V <sub>EE</sub> -3)/500
Input Disable	I <sub>Disable</sub>	$V_D < V_{EE} + 3$	0	0	0

#### Note:

<sup>1.</sup> Acceptable voltage range when applied from external source.




Figure 2. Pad locations and chip dimensions




Figure 3. Assembly diagrams




Figure 4. Typical input sensitivity window




Figure 6. Typical phase noise performance




Figure 8. Typical "Spitback" power  $\mathsf{P}(f_{\mathrm{out}})$  appearing at RF input port




Figure 5. Typical supply current &  $V_{Logic}$  vs. supply voltage




Figure 7. Typical output power vs. output frequency,  $f_{
m out}$  (GHz)

# Agilent Email Updates

www.agilent.com/find/emailupdates Get the latest information on the products and applications you select.

# Agilent Direct

www.agilent.com/find/agilentdirect Quickly choose and use your test equipment solutions with confidence.



#### www.agilent.com/find/open

Agilent Open simplifies the process of connecting and programming test systems to help engineers design, validate and manufacture electronic products. Agilent offers open connectivity for a broad range of system-ready instruments, open industry software, PC-standard I/O and global support, which are combined to more easily integrate test system development.



#### www.lxistandard.org

LXI is the LAN-based successor to GPIB, providing faster, more efficient connectivity. Agilent is a founding member of the LXI consortium.

This data sheet contains a variety of typical and guaranteed performance data. The information supplied should not be interpreted as a complete list of circuit specifi cations. Customers considering the use of this, or other Agilent GaAs ICs, for their design should obtain the current production specifi cations from Agilent. In this data sheet the term typical refers to the 50th percentile performance. For additional information contact Agilent.

MMIC\_Helpline@agilent.com.

### www.agilent.com

For more information on Agilent Technologies' products, applications or services, please contact your local Agilent office. The complete list is available at:

#### www.agilent.com/find/contactus

Americas	
Canada	(877) 894-4414
Latin America	305 269 7500
United States	(800) 829-4444
A : D :0	
Asia Pacific	
Australia	1 800 629 485
China	800 810 0189
Hong Kong	800 938 693
India	1 800 112 929
Japan	81 426 56 7832
Korea	080 769 0800
Malaysia	1 800 888 848
Singapore	1 800 375 8100
Taiwan	0800 047 866
Thailand	1 800 226 008
Europe	
Austria	0820 87 44 11
Belgium	32 (0) 2 404 93 40
Denmark	45 70 13 15 15
Finland	358 (0) 10 855 2100
France	0825 010 700
Germany	01805 24 6333*
	*0.14€/minute
Ireland	1890 924 204
Italy	39 02 92 60 8484
Netherlands	31 (0) 20 547 2111
Spain	34 (91) 631 3300
Sweden	0200-88 22 55
Switzerland (French)	41 (21) 8113811(Opt 2)
Switzerland (German)	0800 80 53 53 (Opt 1)
United Kingdom	44 (0) 118 9276201
Other European Coun	tries:

Product specifications and descriptions in this document subject to change without notice.

www.agilent.com/find/contactus

Revised: May 7, 2007

© Agilent Technologies, Inc. 2007 Printed in USA, November 16, 2007 5989-7347EN

