

# IP4352CX24

9-channel SD memory card interface filter with ESD protection to IEC 61000-4-2 level 4

Rev. 02 — 3 May 2010

Product data sheet

## 1. Product profile

---

### 1.1 General description

The IP4352CX24 is a diode array designed to provide protection to downstream components against ElectroStatic Discharge (ESD) voltages as high as 15 kV.

The IP4352CX24 integrates 9 pairs of rail-to-rail diodes, 15 resistors and 12 Zener diodes in a single Wafer-Level Chip-Scale Package (WLCSP) using monolithic silicon semiconductor technology.

These features make the IP4352CX24 ideal for applications requiring miniaturized components, such as mobile phone handsets, cordless telephones and personal digital devices.

### 1.2 Features and benefits

- Pb-free, RoHS compliant, free of halogen and antimony (Dark Green compliant)
- All SD memory card channels have integrated ESD protection EMI and RF filters
- ESD protection up to 15 kV at output terminals on 9 channels
- Integrated EMI and RF filters with pull-up resistors on 5 channels
- Integrated EMI and RF filters on 4 channels
- SD card power supply protection
- WLCSP with 0.4 mm pitch
- Write protection with integrated card detect biasing resistor
- Supports electrical card detection
- Also available with different filter behavior and the same footprint as IP4350CX24

### 1.3 Applications

- SD memory card interfaces in cellular and PCS mobile handsets
- DECT handsets
- Digital still and video cameras
- Media players
- Card readers



## 2. Pinning information

### 2.1 Pinning




Fig 1. Pin configuration IP4352CX24

Table 1. Pinning

Pin	Description
A1	DATA2: data line 2
A2	DATA3: data line 3
A3	GND_H: ground 1
A4	SDDATA2: secure digital data 2
A5	SDDATA3: secure digital data 3
B1	CD: card detect
B2	CMD: command
B3	not connected
B4	SDCD: secure digital card detect
B5	SDCMD: secure digital command
C1	DAT3_PD: data 3 pull-down
C2	WP: write protect
C3	DAT3_PU: data 3 pull-up
C4	SDWP: secure digital write protect
C5	VSD: supply voltage
D1	WP+CD: write protect and card detect
D2	CLK: clock
D3	GND_C: ground 2
D4	SDWP+CD: secure digital write protect and card detect
D5	SDCLK: secure digital clock
E1	DATA1: data line 1

Table 1. Pinning ...continued

Pin	Description
E2	DATA0: data line 0
E3	GND_C: ground 3
E4	SDDATA1: secure digital data 1
E5	SDDATA0: secure digital data 0

### 3. Ordering information

Table 2. Ordering information

Type number	Package		Version
	Name	Description	
IP4352CX24/LF	WLCSP24	wafer level chip-size package; 24 bumps (5 × 5 - B3)	IP4352CX24

### 4. Functional diagram




Fig 2. Schematic diagram IP4352CX24

## 5. Limiting values

**Table 3. Limiting values**

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_I$	input voltage		-0.5	+5.0	V
$V_{ESD}$	electrostatic discharge voltage	IEC 61000-4-2 level 4; output pins A4, A5, B4, B5, C4, C5, D4, D5, E4, E5; pins A3, D3 and E3 connected to ground			
		contact discharge	[1] -8	+8	kV
		air discharge	-15	+15	kV
		IEC 61000-4-2 level 1; all other pins; pins A3, D3 and E3 connected to ground			
		contact discharge	-2	+2	kV
		air discharge	-2	+2	kV
$P_{ch}$	channel power dissipation	continuous power; $T_{amb} = 70\text{ °C}$	-	25	mW
$P_{tot}$	total power dissipation	continuous power; $T_{amb} = 70\text{ °C}$	-	100	mW
$T_{stg}$	storage temperature		-55	+150	°C
$T_{reflow(peak)}$	peak reflow temperature	10 s maximum	-	260	°C
$T_{amb}$	ambient temperature		-30	+85	°C

[1] Device is qualified with 1000 pulses of  $\pm 15$  kV contact discharges each, according to the IEC 61000-4-2 model and far exceeds the specified level 4 (8 kV contact discharge).

## 6. Characteristics

**Table 4. Channel characteristics**

$T_{amb} = 25\text{ °C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$R_{s(ch)}$	channel series resistance	R1 to R9 $\pm 20\%$	32	40	48	$\Omega$
		R11 to R14 $\pm 30\%$	35	50	65	k $\Omega$
		R15 $\pm 30\%$	10.5	15	19.5	k $\Omega$
		R21 $\pm 30\%$	329	470	611	k $\Omega$
$C_{ch}$	channel capacitance	$V_{bias(DC)} = 0\text{ V}$ ; $f = 1\text{ MHz}$ ; pin DAT3_PU = 0 V; pin DAT3_PD = 0 V; pin VSD = 0 V				
		SD card to I/O interface	[1] -	-	20	pF
		pins DAT3_PD, DAT3_PU and VSD	[1] -	30	-	pF
$V_{BR}$	breakdown voltage	$I_I = 1\text{ mA}$	6	-	-	V
$I_{LR}$	reverse leakage current	per channel; $V_I = 3\text{ V}$	-	-	100	nA

[1] Guaranteed by design.

**Table 5. Frequency response**  
*T<sub>amb</sub> = 25 °C; unless otherwise specified.*

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$\alpha_{il}$	insertion loss	all channels; $R_{gen} = 50 \Omega$ ; $R_L = 50 \Omega$				
		$f < 400 \text{ MHz}$	-	-	9	dB
		$400 \text{ MHz} < f < 800 \text{ MHz}$	9	-	-	dB
		$800 \text{ MHz} < f < 2.5 \text{ GHz}$	13	-	-	dB
		$2.5 \text{ GHz} < f < 6 \text{ GHz}$	28	32	-	dB

**Table 6. Time domain response**  
*Measured using source with 0 V to 3 V steps and 20 % to 70 % LOW-to-HIGH limits; T<sub>amb</sub> = 25 °C; unless otherwise specified.*

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
<b>High speed <math>R_{gen} = 50 \Omega</math>; <math>t_r = t_f = 2 \text{ ns}</math><sup>[1]</sup></b>						
$t_r$	rise time	$R_L = 20 \text{ pF} \parallel 100 \text{ k}\Omega$	-	3.2	3.7	ns
		$R_L = 40 \text{ pF} \parallel 100 \text{ k}\Omega$	-	4.4	6	ns
$t_f$	fall time	$R_L = 20 \text{ pF} \parallel 100 \text{ k}\Omega$	-	3.3	4.3	ns
		$R_L = 40 \text{ pF} \parallel 100 \text{ k}\Omega$	-	5.5	7.5	ns


[1] Performed on all high speed lines (channels including R1 to R9, see [Figure 2](#)).

## 7. Application information


### 7.1 Insertion loss

The insertion loss was measured with a test PCB utilizing laser-drilled micro-via holes which connect the PCB ground plane to the ground pins.

The configuration for measuring insertion loss in a 50 Ω system is shown in [Figure 3](#).




The frequency response curves measured on pins A1 and A4, E1 and E4 and C2 and C4 at frequencies up to 3 GHz are shown in [Figure 4](#).




### 7.2 Crosstalk

The crosstalk between adjacent channels within the IP4352CX24 for different channel pairs was measured in a 50 Ω NetWork Analyzer (NWA) system.

The configuration for measuring crosstalk in a 50 Ω system is shown in [Figure 5](#).



The crosstalk measured for five different pairs of channels is shown in [Figure 6](#). In all cases, all unused connections are terminated with 50 Ω to ground.



## 8. Package outline

WLCSP24: wafer level chip-size package; 24 bumps (5 x 5 - B3)




Fig 7. Package outline IP4352CX24 (WLCSP24)

Table 7. Dimensions for [Figure 7](#)

Symbol	Min	Typ	Max	Unit
A	0.56	0.61	0.66	mm
A <sub>1</sub>	0.18	0.20	0.22	mm
A <sub>2</sub>	0.38	0.41	0.44	mm
b	0.21	0.26	0.31	mm
D	1.96	2.01	2.06	mm
E	1.97	2.02	2.07	mm
e	0.35	0.40	0.45	mm
e <sub>1</sub>	-	1.6	-	mm



## 9. Design and assembly recommendations

### 9.1 PCB design guidelines

For optimum performance it is recommended to use a Non-Solder Mask PCB Design (NSMD), also known as a copper-defined design, incorporating laser-drilled micro-vias connecting the ground pads to a buried ground-plane layer. This results in the lowest possible ground inductance and provides the best high frequency and ESD performance. For this case, refer to [Table 8](#) for the recommended PCB design parameters.

**Table 8. Recommended PCB design parameters**

Parameter	Value or specification
PCB pad diameter	200 $\mu\text{m}$
Micro-via diameter	100 $\mu\text{m}$ (0.004 inch)
Solder mask aperture diameter	370 $\mu\text{m}$
Copper thickness	20 $\mu\text{m}$ to 40 $\mu\text{m}$
Copper finish	AuNi
PCB material	FR4

### 9.2 PCB assembly guidelines for Pb-free soldering

**Table 9. Assembly recommendations**

Parameter	Value or specification
Solder screen aperture diameter	330 $\mu\text{m}$
Solder screen thickness	100 $\mu\text{m}$ (0.004 inch)
Solder paste: Pb-free	SnAg (3 % to 4 %) Cu (0.5 % to 0.9 %)
Solder to flux ratio	50 : 50
Solder reflow profile	see <a href="#">Figure 8</a>




Table 10. Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$T_{\text{reflow(peak)}}$	peak reflow temperature		230	-	260	°C
$t_1$	time 1	soak time	60	-	180	s
$t_2$	time 2	time during $T \geq 250$ °C	-	-	30	s
$t_3$	time 3	time during $T \geq 230$ °C	10	-	50	s
$t_4$	time 4	time during $T > 217$ °C	30	-	150	s
$t_5$	time 5		-	-	540	s
dT/dt	rate of change of temperature	cooling rate	-	-	-6	°C/s
		pre-heat	2.5	-	4.0	°C/s

## 10. Abbreviations

Table 11. Abbreviations

Acronym	Description
DECT	Digital Enhanced Cordless Telecommunications
DUT	Device Under Test
EMI	ElectroMagnetic Interference
ESD	ElectroStatic Discharge
FR4	Flame Retard 4
NSMD	Non-Solder Mask PCB Design
PCB	Printed-Circuit Board
PCS	Personal Communication System
RoHS	Restriction of Hazardous Substances
WLCSP	Wafer-Level Chip-Scale Package

## 11. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
IP4352CX24_2	20100503	Product data sheet	-	IP4352CX24_1
Modifications:		<ul style="list-style-type: none"> <li>• Features, Applications and Legal information updated.</li> <li>• <a href="#">Figure 2</a>: Zener diode symbol added.</li> <li>• <a href="#">Figure 7</a>: Package outline changed.</li> <li>• <a href="#">Table 6</a>: updated.</li> <li>• <a href="#">Section 9</a>: Soldering information changed.</li> </ul>		
IP4352CX24_1	20090813	Product data sheet	-	-

## 12. Legal information

### 12.1 Data sheet status

Document status <sup>[1][2]</sup>	Product status <sup>[3]</sup>	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

### 12.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet** — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 12.3 Disclaimers

**Limited warranty and liability** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes** — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use** — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values** — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale** — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

**Non-automotive qualified products** — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

## 12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 13. Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

## 14. Contents

<b>1</b>	<b>Product profile</b> . . . . .	<b>1</b>
1.1	General description . . . . .	1
1.2	Features and benefits . . . . .	1
1.3	Applications . . . . .	1
<b>2</b>	<b>Pinning information</b> . . . . .	<b>2</b>
2.1	Pinning . . . . .	2
<b>3</b>	<b>Ordering information</b> . . . . .	<b>3</b>
<b>4</b>	<b>Functional diagram</b> . . . . .	<b>3</b>
<b>5</b>	<b>Limiting values</b> . . . . .	<b>4</b>
<b>6</b>	<b>Characteristics</b> . . . . .	<b>4</b>
<b>7</b>	<b>Application information</b> . . . . .	<b>5</b>
7.1	Insertion loss . . . . .	5
7.2	Crosstalk . . . . .	6
<b>8</b>	<b>Package outline</b> . . . . .	<b>8</b>
<b>9</b>	<b>Design and assembly recommendations</b> . . . . .	<b>9</b>
9.1	PCB design guidelines . . . . .	9
9.2	PCB assembly guidelines for Pb-free soldering . . . . .	9
<b>10</b>	<b>Abbreviations</b> . . . . .	<b>10</b>
<b>11</b>	<b>Revision history</b> . . . . .	<b>10</b>
<b>12</b>	<b>Legal information</b> . . . . .	<b>11</b>
12.1	Data sheet status . . . . .	11
12.2	Definitions . . . . .	11
12.3	Disclaimers . . . . .	11
12.4	Trademarks . . . . .	12
<b>13</b>	<b>Contact information</b> . . . . .	<b>12</b>
<b>14</b>	<b>Contents</b> . . . . .	<b>13</b>

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2010.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 3 May 2010

Document identifier: IP4352CX24\_2