

T6LE2

Gate Driver for TFT LCD Panels

The T6LE2 is a 300 / 263 / 256-channel output gate driver for TFT LCD panels.

Features

- LCD drive output pins : Switchable 300 / 263 / 256 pins
- LCD drive voltage : max 43.5 V
- Data transfer method : Bidirectional shift register
- Operating temperature : -20 to 75°C
- Package : COF

Application


Module for PC monitors, LCDs for TV and Module for amusement

Unit: mm		
T6LE2	User Area Pitch	
	IN	OUT


Please contact Toshiba or a distributor for the latest COF specification and product line-up.

COF (Chip On Film)

Block Diagram



Pin Assignment



The above diagram shows the device's pin configuration only and does not necessarily correspond to the pad layout on the chip. Please contact Toshiba or our distributors for the latest COF specification.

Pin Function

Pin Name	I/O	Function													
DI/O DO/I	I/O	<p>Vertical shift clock, output enable input / output select pin These pins are used to input and output shift data. These pins are switched between input and output by setting the U/D pin as shown below.</p> <table border="1"> <thead> <tr> <th>U/D</th> <th>DI/O</th> <th>DO/I</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>Input</td> <td>Output</td> </tr> <tr> <td>L</td> <td>Output</td> <td>Input</td> </tr> </tbody> </table> <ul style="list-style-type: none"> • When set for input This pin is used to feed data into the shift registers at the first stage of the LCD driver. The data is latched into the shift registers at the rising edge of CPVL/R. • When set for output When two or more T6LE2 are cascaded, this pin outputs the data to be fed into the next stage. This data changes state synchronously with the falling edge of CPVL/R. 	U/D	DI/O	DO/I	H	Input	Output	L	Output	Input				
U/D	DI/O	DO/I													
H	Input	Output													
L	Output	Input													
U/DL U/DR	I/O	<p>Transfer direction select / vertical shift clock, output enable input / output select pin This pin specifies the direction in which data is transferred through the shift registers. The shift register data is shifted synchronously with the rising edge of CPV as follows: When U/D is high, data is shifted in the direction U/D = "H": G1 → G2 → G3 → G4 → ... → G300 When U / D is low, the direction is reversed to give U/D = "L": G300 → G299 → G298 → G297 → ... → G1 This pin is used to perform input / output settings for CPVL, CPVR, \overline{OE} L, \overline{OE} R.</p> <table border="1"> <thead> <tr> <th>U/D</th> <th>Input</th> <th>Output</th> </tr> </thead> <tbody> <tr> <td rowspan="2">L</td> <td>CPVR</td> <td>CPVL</td> </tr> <tr> <td>\overline{OE} R</td> <td>\overline{OE} L</td> </tr> <tr> <td rowspan="2">H</td> <td>CPVL</td> <td>CPVR</td> </tr> <tr> <td>\overline{OE} L</td> <td>\overline{OE} R</td> </tr> </tbody> </table> <p>The voltage applied to this pin must be a DC-level voltage that is either high (V_{DD}) or low (V_{SS}).</p>	U/D	Input	Output	L	CPVR	CPVL	\overline{OE} R	\overline{OE} L	H	CPVL	CPVR	\overline{OE} L	\overline{OE} R
U/D	Input	Output													
L	CPVR	CPVL													
	\overline{OE} R	\overline{OE} L													
H	CPVL	CPVR													
	\overline{OE} L	\overline{OE} R													
CPVL CPVR	I/O	<p>Vertical shift clock <ul style="list-style-type: none"> • When set for input: This is the shift clock for the shift registers. Data is shifted through the shift registers synchronously with the rising edge of CPVL/R. • When set for output: The signal input to CPVL/R is output to CPVR/L asynchronous to other signals. These pins are switched between input and output by setting the U/D pin as below. </p> <table border="1"> <thead> <tr> <th>U/D</th> <th>CPVL</th> <th>CPVR</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>Input</td> <td>Output</td> </tr> <tr> <td>L</td> <td>Output</td> <td>Input</td> </tr> </tbody> </table>	U/D	CPVL	CPVR	H	Input	Output	L	Output	Input				
U/D	CPVL	CPVR													
H	Input	Output													
L	Output	Input													
\overline{OE} L \overline{OE} R	I/O	<p>Output enable pin When set for input: These signals control the data appearing at the LCD panel drive pins (G1 through G300). \overline{OE} L/R doesn't synchronize with the CPVL/R. When \overline{OE} L/R is low : outputs shift data and data contents. When \overline{OE} L/R is high : controls the LCD panel drive output to V_{EE} level. When set for output: The signal input to \overline{OE} L/R is output to \overline{OE} R/L. These pins are switched between input and output by setting the U/D pin as below.</p> <table border="1"> <thead> <tr> <th>U/D</th> <th>\overline{OE} L</th> <th>\overline{OE} R</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>Input</td> <td>Output</td> </tr> <tr> <td>L</td> <td>Output</td> <td>Input</td> </tr> </tbody> </table>	U/D	\overline{OE} L	\overline{OE} R	H	Input	Output	L	Output	Input				
U/D	\overline{OE} L	\overline{OE} R													
H	Input	Output													
L	Output	Input													

Pin Name	I/O	Function																				
MODE1 MODE2	I	<p>Output channels select pins This signal selects 300 / 263 / 256-pin mode for the LCD panel driver.</p> <table border="1"> <thead> <tr> <th>MODE1</th> <th>MODE2</th> <th>LCD drive output pins</th> <th>Non-output pins</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>H</td> <td>300-out</td> <td>—</td> </tr> <tr> <td>H</td> <td>L</td> <td>263-out</td> <td>G133 to G169 (V_{EE} level)</td> </tr> <tr> <td>L</td> <td>H</td> <td>256-out</td> <td>G129 to G172 (V_{EE} level)</td> </tr> <tr> <td>L</td> <td>L</td> <td></td> <td>—</td> </tr> </tbody> </table>	MODE1	MODE2	LCD drive output pins	Non-output pins	H	H	300-out	—	H	L	263-out	G133 to G169 (V_{EE} level)	L	H	256-out	G129 to G172 (V_{EE} level)	L	L		—
MODE1	MODE2	LCD drive output pins	Non-output pins																			
H	H	300-out	—																			
H	L	263-out	G133 to G169 (V_{EE} level)																			
L	H	256-out	G129 to G172 (V_{EE} level)																			
L	L		—																			
XDON	I	<p>Display-ON input pin When XDON = low, the V_{GG} voltage is output all output pins irrespective of the shift data and the content of input data. After, the contents of the shift registers becomes unfixed the data. XON operates asynchronously with CPV. This pin is pulled-up to the V_{DD}. Since all LCD drive outputs output (G1 to G300) the V_{GG} level, much current may generate them momentarily. When 263 / 256-pin mode, unapplied LCD panel drive pins fixed V_{EE}. The voltage applied to this pin must be a DC-level voltage that is either high (V_{DD}) or low (V_{SS}).</p>																				
G1 to G300	O	<p>LCD panel drive pins These pins output the shift register data or the voltage of V_{GG} or V_{EE} depending on the control signals \overline{OE} and XDON.</p>																				
V_{GG}	—	Power supply for LCD drive																				
V_{EE}	—	Power supply for LCD drive																				
V_{DD}	—	Power supply for the internal logic The (V_{DD}) is the MODE1, MODE2 and U/D pin for connection.																				
V_{SS}	—	Power supply for the internal logic The (V_{SS}) is the MODE1, MODE2 and U/D pin for connection.																				

Device Operation

- Shift data transfer method


MODE1	MODE2	Output Mode	U/D Pin	Shift Data		Data Transfer Method
				Input	Output	
H	H	300-out	H	DI/O	DO/I	G1 → G2 → G3 → G4 → ... → G300
			L	DO/I	DI/O	G300 → G299 → G298 → ... → G1
H	L	263-out	H	DI/O	DO/I	G1 → G2 → G3 → G4 → ... → G132 → G170 → ... → G300
			L	DO/I	DI/O	G300 → G299 → G298 → ... → G170 → G132 → ... → G1
L	H	256-out	H	DI/O	DO/I	G1 → G2 → G3 → G4 → ... → G128 → G173 → ... → G300
			L	DO/I	DI/O	G300 → G299 → G298 → ... → G173 → G128 → ... → G1
L	L	Don't use				

The input data (DI/O or DO/I) is latched into the internal register synchronously with the rising edge of the shift clock CPV. At the same time that the data is shifted to the next register at the next rise of CPV, new vertical shift data is latched into.

In the output operation, the data in the last shift register (G300 or G1) is output synchronously with the falling edge of CPV. (The output high voltage is the V_{DD} level; the output low voltage is the V_{SS} level.)


Timing Diagram 1

(300-out mode, U/D = high level, MODE1 = high level, MODE2 = high level)




Timing Diagram 2


(300-out mode, U/D = low level, MODE1 = high level, MODE2 = high level)



Timing Diagram 3
 (263-out mode, U/D = high level, MODE1 = high level, MODE2 = low level)



Timing Diagram 4
 (256-out mode, U/D = high level, MODE1 = low level, MODE2 = high level)



Absolute Maximum Ratings (V_{SS} = 0 V)

Parameter	Symbol	Rating	Unit
Supply voltage (1)	V _{DD}	-0.3 to 4.0	V
Supply voltage (2)	V _{GG}	-0.3 to 48.0	
Supply voltage (3)	V _{EE}	-20.0 to 0.3	
Supply voltage (4)	V _{GG} - V _{EE}	-0.3 to 45.0	
Input voltage	V _{IN}	-0.3 to V _{DD} + 0.3	
Storage temperature	T _{stg}	-55 to 125	°C

Recommended Operating Conditions (V_{SS} = 0 V)

Parameter	Symbol	Rating	Unit
Supply voltage (1)	V _{DD}	2.3 to 3.6	V
Supply voltage (2)	V _{GG}	10 to 35	
Supply voltage (3)	V _{EE}	-15 to -5	
Supply voltage (4)	V _{GG} - V _{EE}	15.0 to 43.5	
Operating temperature	T _{opr}	-20 to 75	°C
Operating frequency	f _{CPV}	150 (max)	kHz
Output Load capacitance	C _L	300 (max)	pF/PIN

Electrical Characteristics

DC Characteristics

(V_{GG} - V_{EE} = 30.0 to 43.5 V, V_{DD} = 2.3 to 3.6 V, V_{SS} = 0 V, Ta = -20 to 75°C)

Parameter		Symbol	Test circuit	Test Conditions	Min	Max	Unit	Relevant
Input voltage (1)	Low Level	V _{IL1}	—	—	V _{SS}	0.3 × V _{DD}	V	(Note1)
	High Level	V _{IH1}		—	0.7 × V _{DD}	V _{DD}		
Input voltage (2)	Low Level	V _{IL2}	—	—	V _{SS}	(0.3 × V _{DD})	V	XDON
	High Level	V _{IH2}		—	(0.7 × V _{DD})	V _{DD}		
Output voltage	Low Level	V _{OL}	—	I _{OL} = 40 μA	V _{SS}	V _{SS} + 0.4	V	DI/O DO/I
	High Level	V _{OH}		I _{OH} = -40 μA	V _{DD} - 0.4	V _{DD}		
Output resistance	Low Level	R _{OL}	—	V _{OUT} = V _{EE} + 0.5 V	—	1000	Ω	G1 to G300
	High Level	R _{OH}		V _{OUT} = V _{GG} - 0.5 V				
Input leakage current		I _{IN1}	—	—	-1	1	μA	(Note1)
		I _{IN2}		V _{IN} = V _{DD}	-1	1		XDON
Current consumption (1)		I _{GG}	—	no load (Note2)	—	T.B.D.	μA	V _{GG}
Current consumption (2)		I _{DD}			—	T.B.D.		V _{DD}
Current consumption (3)		I _{EE}			—	T.B.D.		V _{EE}


Note1: Input pins : DI/O, DO/I, CPVL/R, \overline{OE} L/R


Note2: f_{CPV} = 50kHz, Shift data input : 60Hz, \overline{OE} = low level, XDON = high level, MODE1 / MODE2 = high level

AC Characteristics

$V_{GG} - V_{EE} = 30.0$ to 43.5 V, $V_{DD} = 2.3$ to 3.6 V, $V_{SS} = 0$ V, $T_a = -20$ to 75°C
 $t_{rIN} = 100\text{ns (Max)}$, $t_{fIN} = 100\text{ns (Max)}$


Parameter	Symbol	Test circuit	Test Conditions	Min	Max	Unit
Clock frequency	t_{CPV}	—	—	—	150	kHz
CPV pulse width (H)	t_{CPVH}	—	—	500	—	ns
CPV pulse width (L)	t_{CPVL}	—	—	500	—	
Data set-up time	t_{sDI}	—	—	200	—	
Data hold time	t_{hDI}	—	—	200	—	
OE enable time	t_{wOE}	—	—	1	—	μs
Display-ON pulse width	t_{wON}	—	$C_L = 300$ pF	100	—	μs
Output delay time (1)	t_{pdDO}	—	$C_L = 30$ pF	—	250	ns
Output delay time (2)	t_{pdG}	—	$C_L = 300$ pF	—	800	
Output delay time (3)	t_{pdOE}	—	$C_L = 300$ pF	—	800	
Output delay time (4)	t_{pdON}	—	$C_L = 300$ pF	—	10	μs
Output delay time (5)	t_{dlO}	—	$C_L = 30$ pF	—	50	ns





Power Supply Sequence

Turn power on in the order $V_{DD} \rightarrow V_{EE} \rightarrow$ Input signal $\rightarrow V_{GG}$. Turn power off in the reverse order. However, it can be turned off at the same time, V_{GG} , V_{DD} , Input signals and V_{EE} under the condition of $V_{EE} \leq V_{SS} \leq$ Input signals $\leq V_{DD} \leq V_{GG}$. The T6LE2 has a self Power on reset function. Keep the reset period : $T_{rG} \geq 10\mu s$



Instruction for operating circumstances

- Light striking a semiconductor device can generate electromotive force due to photoelectric effects. In some cases this may cause the device to malfunction. This is more likely to be affected for the devices in which the surface (back), or side of the chip is exposed. At the design phase, please make sure that devices are protected against incident light from external sources. Please take into account of incident light from external sources during actual operation and during inspection.
- Polyimide base film is hard and thin. Be careful not to injure yourself on the film or to scratch any other parts with the film. Please design and manufacture products so that there is no chance of users touching the film after assembly, or if they do that, there is no chance of them injuring themselves. When cutting out the film, please ensure that the film shavings do not cause accidents. After use, please treat the leftover film and reel spacers as industrial waste.

RESTRICTIONS ON PRODUCT USE

- The information contained herein is subject to change without notice. 021023_D
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023_A
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023_B
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106_Q
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. 021023_C
- Please use this product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances.
Toshiba assumes no liability for damage or losses occurring as a result of noncompliance with applicable laws and regulations.
- The products described in this document are subject to foreign exchange and foreign trade control laws. 021023_E