

N-Channel 20-V (D-S) MOSFET


PRODUCT SUMMARY			
V _{DS} (V)	R _{DS(on)} (Ω)	I _D (A) ^a	Q _g (Typ.)
20	0.015 at V _{GS} = 4.5 V	12	21 nC
	0.017 at V _{GS} = 2.5 V	12	
	0.021 at V _{GS} = 1.8 V	12	

FEATURES

- Halogen-free
- TrenchFET® Power MOSFET
- New Thermally Enhanced PowerPAK® ChipFET® Package
 - Small Footprint Area
 - Low On-Resistance
 - Thin 0.8 mm Profile




RoHS
COMPLIANT

PowerPAK ChipFET Single



APPLICATIONS

- Load Switch, PA Switch, and for Portable Applications
- Point-of-Load



Ordering Information: Si5486DU-T1-GE3 (Lead (Pb)-free and Halogen-free)

N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS T_A = 25 °C, unless otherwise noted

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	20	V
Gate-Source Voltage	V _{GS}	± 8	
Continuous Drain Current (T _J = 150 °C)	I _D	12 ^a	A
		12 ^a	
		11.6 ^{b, c}	
		9.3 ^{b, c}	
Pulsed Drain Current	I _{DM}	40	
Continuous Source-Drain Diode Current	I _S	12 ^a	
		2.6 ^{b, c}	
Maximum Power Dissipation	P _D	31	W
		20	
		3.1 ^{b, c}	
		2 ^{b, c}	
Operating Junction and Storage Temperature Range	T _J , T _{stg}	- 55 to 150	°C
Soldering Recommendations (Peak Temperature) ^{d, e}		260	

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^{b, f}	t ≤ 5 s	R _{thJA}	34	40
Maximum Junction-to-Case (Drain)	Steady State	R _{thJC}	3	4 °C/W

Notes:

- Package limited.
- Surface Mounted on 1" x 1" FR4 board.
- t = 5 s.
- See Solder Profile (<http://www.vishay.com/ppg?73257>). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
- Maximum under Steady State conditions is 90 °C/W.







SPECIFICATIONS $T_J = 25^\circ\text{C}$, unless otherwise noted






Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Static						
Drain-Source Breakdown Voltage	V_{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	20			V
V_{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	$I_D = 250 \mu\text{A}$		21		$\text{mV}/^\circ\text{C}$
$V_{GS(\text{th})}$ Temperature Coefficient	$\Delta V_{GS(\text{th})}/T_J$			- 3.4		
Gate-Source Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	0.4		1	V
Gate-Source Leakage	I_{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 8 \text{ V}$			± 100	ns
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$			1	μA
		$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$			10	
On-State Drain Current ^a	$I_{D(\text{on})}$	$V_{DS} \geq 5 \text{ V}, V_{GS} = 4.5 \text{ V}$	40			A
Drain-Source On-State Resistance ^a	$R_{DS(\text{on})}$	$V_{GS} = 4.5 \text{ V}, I_D = 7.7 \text{ A}$		0.012	0.015	Ω
		$V_{GS} = 2.5 \text{ V}, I_D = 7.3 \text{ A}$		0.014	0.017	
		$V_{GS} = 1.8 \text{ V}, I_D = 4.8 \text{ A}$		0.017	0.021	
Forward Transconductance ^a	g_{fs}	$V_{DS} = 10 \text{ V}, I_D = 7.7 \text{ A}$		46		S
Dynamic^b						
Input Capacitance	C_{iss}	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		2100		pF
Output Capacitance	C_{oss}			310		
Reverse Transfer Capacitance	C_{rss}			180		
Total Gate Charge	Q_g	$V_{DS} = 10 \text{ V}, V_{GS} = 8 \text{ V}, I_D = 9.3 \text{ A}$		36	54	nC
Gate-Source Charge	Q_{gs}			21	32	
Gate-Drain Charge	Q_{gd}			3.3		
Gate Resistance	R_g			3.1		
Turn-on Delay Time	$t_{d(\text{on})}$	$V_{DD} = 10 \text{ V}, R_L = 1.1 \Omega$ $I_D \geq 9.3 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$		5		Ω
Rise Time	t_r			10	15	ns
Turn-Off Delay Time	$t_{d(\text{off})}$			15	25	
Fall Time	t_f			50	75	
Turn-On Delay Time	$t_{d(\text{on})}$	$V_{DD} = 10 \text{ V}, R_L = 1.1 \Omega$ $I_D \geq 9.3 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$		15	25	ns
Rise Time	t_r			7	15	
Turn-Off Delay Time	$t_{d(\text{off})}$			15	25	
Fall Time	t_f			55	85	
				10	15	
Drain-Source Body Diode Characteristics						
Continuous Source-Drain Diode Current	I_S	$T_C = 25^\circ\text{C}$			12	A
Pulse Diode Forward Current	I_{SM}				40	
Body Diode Voltage	V_{SD}	$I_S = 9.1 \text{ A}, V_{GS} = 0 \text{ V}$		0.8	1.2	V
Body Diode Reverse Recovery Time	t_{rr}	$I_F = 9.3 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}, T_J = 25^\circ\text{C}$		30	60	ns
Body Diode Reverse Recovery Charge	Q_{rr}			17	30	
Reverse Recovery Fall Time	t_a			12		
Reverse Recovery Rise Time	t_b			18		



Notes:

- a. Pulse test; pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$
b. Guaranteed by design, not subject to production testing.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted


* The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted

Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?73783>.



Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.