




#### REVISION HISTORY

| <u>Revision</u> | <u>Description</u>  | <u>Issue Date</u> |
|-----------------|---|-------------------|
| Rev. 1.0        | Initial Issue   | May.24.2006       |
| Rev. 1.1        | Added Extended Grade  | Jan.22.2007       |
| Rev. 1.2        | Added PKG Type : 48-ball 6mm x 8mm TFBGA  | Jan.30.2007       |
| Rev. 2.0        | Revised I <sub>CC</sub> and I <sub>SB1</sub><br>Added I grade   | Jun.23.2007       |
| Rev.2.1         | Revised V <sub>TERM</sub> to V <sub>T1</sub> and V <sub>T2</sub><br>Revised <b>FEATURES &amp; ORDERING INFORMATION</b><br><b><u>Lead free and green package available</u></b> to <b><u>Green package available</u></b><br>Deleted T <sub>SOLDER</sub> in <b><u>ABSOLUTE MAXIMUM RATINGS</u></b><br>Added packing type in <b><u>ORDERING INFORMATION</u></b> | Apr.17.2009       |




**FUNCTIONAL BLOCK DIAGRAM**



**PIN DESCRIPTION**

| SYMBOL     | DESCRIPTION         |
|------------|---------------------|
| A0 - A17   | Address Inputs      |
| DQ0 – DQ15 | Data Inputs/Outputs |
| CE#        | Chip Enable Input   |
| WE#        | Write Enable Input  |
| OE#        | Output Enable Input |
| LB#        | Lower Byte Control  |
| UB#        | Upper Byte Control  |
| Vcc        | Power Supply        |
| Vss        | Ground              |

**PIN CONFIGURATION**

**ABSOLUTE MAXIMUM RATINGS\***

| PARAMETER                                | SYMBOL    | RATING             | UNIT |
|--|-----------|--------------------|------|
| Voltage on Vcc relative to Vss           | $V_{T1}$  | -0.5 to 4.6        | V    |
| Voltage on any other pin relative to Vss | $V_{T2}$  | -0.5 to Vcc+0.5    | V    |
| Operating Temperature                    | $T_A$     | 0 to 70(C grade)   | °C   |
|  |           | -20 to 80(E grade) |      |
|  |           | -40 to 85(I grade) |      |
| Storage Temperature                      | $T_{STG}$ | -65 to 150         | °C   |
| Power Dissipation                        | $P_D$     | 1                  | W    |
| DC Output Current                        | $I_{OUT}$ | 50                 | mA   |

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.



**TRUTH TABLE**

| MODE           | CE# | OE# | WE# | LB# | UB# | I/O OPERATION    |                  | SUPPLY CURRENT   |
|----------------|-----|-----|-----|-----|-----|------------------|------------------|------------------|
|                |     |     |     |     |     | DQ0-DQ7          | DQ8-DQ15         |                  |
| Standby        | H   | X   | X   | X   | X   | High - Z         | High - Z         | I <sub>SB1</sub> |
| Output Disable | L   | H   | H   | X   | X   | High - Z         | High - Z         | I <sub>CC</sub>  |
|                | L   | X   | X   | H   | H   | High - Z         | High - Z         |                  |
| Read           | L   | L   | H   | L   | H   | D <sub>OUT</sub> | High - Z         | I <sub>CC</sub>  |
|                | L   | L   | H   | H   | L   | High - Z         | D <sub>OUT</sub> |                  |
|                | L   | L   | H   | L   | L   | D <sub>OUT</sub> | D <sub>OUT</sub> |                  |
| Write          | L   | X   | L   | L   | H   | D <sub>IN</sub>  | High - Z         | I <sub>CC</sub>  |
|                | L   | X   | L   | H   | L   | High - Z         | D <sub>IN</sub>  |                  |
|                | L   | X   | L   | L   | L   | D <sub>IN</sub>  | D <sub>IN</sub>  |                  |

Note: H = V<sub>IH</sub>, L = V<sub>IL</sub>, X = Don't care.

**DC ELECTRICAL CHARACTERISTICS**

| PARAMETER                              | SYMBOL                       | TEST CONDITION  | MIN.     | TYP. <sup>4</sup> | MAX.                 | UNIT             |    |
|--|------------------------------|---|----------|-------------------|----------------------|------------------|----|
| Supply Voltage                         | V <sub>CC</sub>              |   | 10/12    | 3.15              | 3.3                  | 3.6              | V  |
|  |                              |   | 15/20/25 | 3.0               | 3.3                  | 3.6              | V  |
| Input High Voltage                     | V <sub>IH</sub> <sup>1</sup> |   | 2.2      | -                 | V <sub>CC</sub> +0.3 | V                |    |
| Input Low Voltage                      | V <sub>IL</sub> <sup>2</sup> |   | - 0.3    | -                 | 0.6                  | V                |    |
| Input Leakage Current                  | I <sub>LI</sub>              | V <sub>CC</sub> ≥ V <sub>IN</sub> ≥ V <sub>SS</sub>   | - 1      | -                 | 1                    | μA               |    |
| Output Leakage Current                 | I <sub>LO</sub>              | V <sub>CC</sub> ≥ V <sub>OUT</sub> ≥ V <sub>SS</sub> ,<br>Output Disabled   | - 1      | -                 | 1                    | μA               |    |
| Output High Voltage                    | V <sub>OH</sub>              | I <sub>OH</sub> = -4mA  | 2.4      | -                 | -                    | V                |    |
| Output Low Voltage                     | V <sub>OL</sub>              | I <sub>OL</sub> = 8mA   | -        | -                 | 0.4                  | V                |    |
| Average Operating Power supply Current | I <sub>CC</sub>              | Cycle time = Min.<br>CE# = V <sub>IL</sub> , I <sub>I/O</sub> = 0mA<br>Other pins at V <sub>IL</sub> or V <sub>IH</sub> | 10       | -                 | -                    | 180              | mA |
|  |                              |   | 12       | -                 | -                    | 160              | mA |
|  |                              |   | 15       | -                 | -                    | 140              | mA |
|  |                              |   | 20       | -                 | 50                   | 80               | mA |
|  |                              |   | 25       | -                 | 45                   | 70               | mA |
| Standby Power Supply Current           | I <sub>SB1</sub>             | CE# ≥ V <sub>CC</sub> - 0.2V,<br>Others at 0.2V or V <sub>CC</sub> - 0.2V   | 10/12/15 | -                 | -                    | 12               | mA |
|  |                              |   | 20/25    | -                 | 0.5                  | 5 <sup>5</sup>   | mA |
|  |                              |   | 20/25LL  | -                 | 20                   | 100 <sup>6</sup> | μA |

Notes:

- V<sub>IH</sub>(max) = V<sub>CC</sub> + 3.0V for pulse width less than 10ns.
- V<sub>IL</sub>(min) = V<sub>SS</sub> - 3.0V for pulse width less than 10ns.
- Over/Undershoot specifications are characterized, not 100% tested.
- Typical values are included for reference only and are not guaranteed or tested.  
Typical values are measured at V<sub>CC</sub> = V<sub>CC</sub>(TYP.) and T<sub>A</sub> = 25°C
- 1mA for special request
- 50μA for special request

**CAPACITANCE (T<sub>A</sub> = 25°C, f = 1.0MHz)**

| PARAMETER                | SYMBOL           | MIN. | MAX | UNIT |
|--------------------------|------------------|------|-----|------|
| Input Capacitance        | C <sub>IN</sub>  | -    | 8   | pF   |
| Input/Output Capacitance | C <sub>I/O</sub> | -    | 10  | pF   |

Note : These parameters are guaranteed by device characterization, but not production tested.

**AC TEST CONDITIONS**

|  |  |
|--|--|
| Input Pulse Levels                       | 0.2V to V <sub>CC</sub> - 0.2V   |
| Input Rise and Fall Times                | 3ns  |
| Input and Output Timing Reference Levels | 1.5V   |
| Output Load                              | C <sub>L</sub> = 30pF + 1TTL, I <sub>OH</sub> /I <sub>OL</sub> = -8mA/16mA |

**AC ELECTRICAL CHARACTERISTICS****(1) READ CYCLE**

| PARAMETER                          | SYM.               | LY61L25616<br>-10 |      | LY61L25616<br>-12 |      | LY61L25616<br>-15 |      | LY61L25616<br>-20 |      | LY61L25616<br>-25 |      | UNIT |
|------------------------------------|--------------------|-------------------|------|-------------------|------|-------------------|------|-------------------|------|-------------------|------|------|
|                                    |                    | MIN.              | MAX. | MIN.              | MAX. | MIN.              | MAX. | MIN.              | MAX. | MIN.              | MAX. |      |
| Read Cycle Time                    | t <sub>RC</sub>    | 10                | -    | 12                | -    | 15                | -    | 20                | -    | 25                | -    | ns   |
| Address Access Time                | t <sub>AA</sub>    | -                 | 10   | -                 | 12   | -                 | 15   | -                 | 20   | -                 | 25   | ns   |
| Chip Enable Access Time            | t <sub>ACE</sub>   | -                 | 10   | -                 | 12   | -                 | 15   | -                 | 20   | -                 | 25   | ns   |
| Output Enable Access Time          | t <sub>OE</sub>    | -                 | 5    | -                 | 6    | -                 | 7    | -                 | 8    | -                 | 9    | ns   |
| Chip Enable to Output in Low-Z     | t <sub>CLZ</sub> * | 2                 | -    | 3                 | -    | 4                 | -    | 4                 | -    | 4                 | -    | ns   |
| Output Enable to Output in Low-Z   | t <sub>OLZ</sub> * | 0                 | -    | 0                 | -    | 0                 | -    | 0                 | -    | 0                 | -    | ns   |
| Chip Disable to Output in High-Z   | t <sub>CHZ</sub> * | -                 | 5    | -                 | 6    | -                 | 7    | -                 | 8    | -                 | 9    | ns   |
| Output Disable to Output in High-Z | t <sub>OHZ</sub> * | -                 | 5    | -                 | 6    | -                 | 7    | -                 | 8    | -                 | 9    | ns   |
| Output Hold from Address Change    | t <sub>OH</sub>    | 3                 | -    | 3                 | -    | 3                 | -    | 3                 | -    | 3                 | -    | ns   |
| LB#, UB# Access Time               | t <sub>BA</sub>    | -                 | 5    | -                 | 6    | -                 | 7    | -                 | 8    | -                 | 9    | ns   |
| LB#, UB# to High-Z Output          | t <sub>BHZ</sub> * | -                 | 5    | -                 | 6    | -                 | 7    | -                 | 8    | -                 | 9    | ns   |
| LB#, UB# to Low-Z Output           | t <sub>BLZ</sub> * | 2                 | -    | 3                 | -    | 4                 | -    | 4                 | -    | 4                 | -    | ns   |

**(2) WRITE CYCLE**


| PARAMETER                        | SYM.               | LY61L25616<br>-10 |      | LY61L25616<br>-12 |      | LY61L25616<br>-15 |      | LY61L25616<br>-20 |      | LY61L25616<br>-25 |      | UNIT |
|----------------------------------|--------------------|-------------------|------|-------------------|------|-------------------|------|-------------------|------|-------------------|------|------|
|                                  |                    | MIN.              | MAX. | MIN.              | MAX. | MIN.              | MAX. | MIN.              | MAX. | MIN.              | MAX. |      |
| Write Cycle Time                 | t <sub>WC</sub>    | 10                | -    | 12                | -    | 15                | -    | 20                | -    | 25                | -    | ns   |
| Address Valid to End of Write    | t <sub>AW</sub>    | 8                 | -    | 10                | -    | 12                | -    | 16                | -    | 20                | -    | ns   |
| Chip Enable to End of Write      | t <sub>CW</sub>    | 8                 | -    | 10                | -    | 12                | -    | 16                | -    | 20                | -    | ns   |
| Address Set-up Time              | t <sub>AS</sub>    | 0                 | -    | 0                 | -    | 0                 | -    | 0                 | -    | 0                 | -    | ns   |
| Write Pulse Width                | t <sub>WP</sub>    | 8                 | -    | 9                 | -    | 10                | -    | 11                | -    | 12                | -    | ns   |
| Write Recovery Time              | t <sub>WR</sub>    | 0                 | -    | 0                 | -    | 0                 | -    | 0                 | -    | 0                 | -    | ns   |
| Data to Write Time Overlap       | t <sub>DW</sub>    | 6                 | -    | 7                 | -    | 8                 | -    | 9                 | -    | 10                | -    | ns   |
| Data Hold from End of Write Time | t <sub>DH</sub>    | 0                 | -    | 0                 | -    | 0                 | -    | 0                 | -    | 0                 | -    | ns   |
| Output Active from End of Write  | t <sub>OW</sub> *  | 2                 | -    | 3                 | -    | 4                 | -    | 5                 | -    | 6                 | -    | ns   |
| Write to Output in High-Z        | t <sub>WHZ</sub> * | -                 | 6    | -                 | 7    | -                 | 8    | -                 | 9    | -                 | 10   | ns   |
| LB#, UB# Valid to End of Write   | t <sub>BW</sub>    | 8                 | -    | 10                | -    | 12                | -    | 16                | -    | 20                | -    | ns   |

\*These parameters are guaranteed by device characterization, but not production tested.




### TIMING WAVEFORMS

#### READ CYCLE 1 (Address Controlled) (1,2)




#### READ CYCLE 2 (CE# and OE# Controlled) (1,3,4,5)




Notes :

1. WE# is high for read cycle.
2. Device is continuously selected OE# = low, CE# = low, LB# or UB# = low.
3. Address must be valid prior to or coincident with CE# = low, LB# or UB# = low transition; otherwise  $t_{AA}$  is the limiting parameter.
4.  $t_{CLZ}$ ,  $t_{BLZ}$ ,  $t_{OLZ}$ ,  $t_{CHZ}$ ,  $t_{BHZ}$  and  $t_{OHZ}$  are specified with  $C_L = 5pF$ . Transition is measured  $\pm 500mV$  from steady state.
5. At any given temperature and voltage condition,  $t_{CHZ}$  is less than  $t_{CLZ}$ ,  $t_{BHZ}$  is less than  $t_{BLZ}$ ,  $t_{OHZ}$  is less than  $t_{OLZ}$ .

**WRITE CYCLE 1 (WE# Controlled) (1,2,3,5,6)**




**WRITE CYCLE 2 (CE# Controlled) (1,2,5,6)**







#### WRITE CYCLE 3 (LB#,UB# Controlled) (1,2,5,6)



Notes :

1. WE#, CE#, LB#, UB# must be high during all address transitions.
2. A write occurs during the overlap of a low CE#, low WE#, LB# or UB# = low.
3. During a WE# controlled write cycle with OE# low, tWP must be greater than tWHZ + tDW to allow the drivers to turn off and data to be placed on the bus.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the CE#, LB#, UB# low transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
6. tOW and tWHZ are specified with CL = 5pF. Transition is measured ±500mV from steady state.





### DATA RETENTION CHARACTERISTICS

| PARAMETER                           | SYMBOL           | TEST CONDITION                           | MIN.             | TYP. | MAX. | UNIT |         |
|-------------------------------------|------------------|--|------------------|------|------|------|---------|
| Vcc for Data Retention              | V <sub>DR</sub>  | CE# $\geq$ V <sub>CC</sub> - 0.2V        | 2.0              | -    | 3.6  | V    |         |
| Data Retention Current              | I <sub>DR</sub>  | V <sub>CC</sub> = 2.0V                   | 10/12/15         | -    | -    | mA   |         |
|                                     |                  | CE# $\geq$ V <sub>CC</sub> - 0.2V        | 20/25            | -    | 0.5  | 1    | mA      |
|                                     |                  | others at 0.2V or V <sub>CC</sub> - 0.2V | 20/25LL          | -    | 10   | 50   | $\mu$ A |
| Chip Disable to Data Retention Time | t <sub>CDR</sub> | See Data Retention Waveforms (below)     | 0                | -    | -    | ns   |         |
| Recovery Time                       | t <sub>R</sub>   |  | t <sub>RC*</sub> | -    | -    | ns   |         |

t<sub>RC\*</sub> = Read Cycle Time


### DATA RETENTION WAVEFORM



**PACKAGE OUTLINE DIMENSION**
**44-pin 400mil TSOP-II Package Outline Dimension**



| SYMBOLS | DIMENSIONS IN MILLMETERS |        |        | DIMENSIONS IN MILS |      |      |
|---------|--------------------------|--------|--------|--------------------|------|------|
|         | MIN.                     | NOM.   | MAX.   | MIN.               | NOM. | MAX. |
| A       | -                        | -      | 1.20   | -                  | -    | 47.2 |
| A1      | 0.05                     | 0.10   | 0.15   | 2.0                | 3.9  | 5.9  |
| A2      | 0.95                     | 1.00   | 1.05   | 37.4               | 39.4 | 41.3 |
| b       | 0.30                     | -      | 0.45   | 11.8               | -    | 17.7 |
| c       | 0.12                     | -      | 0.21   | 4.7                | -    | 8.3  |
| D       | 18.212                   | 18.415 | 18.618 | 717                | 725  | 733  |
| E       | 11.506                   | 11.760 | 12.014 | 453                | 463  | 473  |
| E1      | 9.957                    | 10.160 | 10.363 | 392                | 400  | 408  |
| e       | -                        | 0.800  | -      | -                  | 31.5 | -    |
| L       | 0.40                     | 0.50   | 0.60   | 15.7               | 19.7 | 23.6 |
| ZD      | -                        | 0.805  | -      | -                  | 31.7 | -    |
| y       | -                        | -      | 0.076  | -                  | -    | 3    |
| θ       | 0°                       | 3°     | 6°     | 0°                 | 3°   | 6°   |

**48-ball 6mm x 8mm TFBGA Package Outline Dimension**





#### ORDERING INFORMATION





**Lyontek Inc.**

**LY61L25616**

Rev. 2.1

**256K X 16 BIT HIGH SPEED CMOS SRAM**

---

THIS PAGE IS LEFT BLANK INTENTIONALLY.