## 256Mb (4M×4Bank×16) Double DATA RATE SDRAM

#### **Features**

- Internal Double-Date-Rate architecture with 2 Accesses per clock cycle.
- VDD=VDDQ= 2.5V ±0.2V (DDR-333)
- VDD=VDDQ= 2.6V ±0.1V (DDR-400)
- 2.5V SSTL-2 compatible I/O
- Burst Length (B/L) of 2, 4, 8
- 2,2.5,3 Clock read latency
- Bi-directional, intermittent data strobe(DQS)
- All inputs except data and DM are sampled at the positive edge of the system clock.
- Data Mask (DM) for write data
- Sequential & Interleaved Burst type available
- Auto Precharge option for each burst accesses
- DQS edge-aligned with data for Read cycles
- DQS center-aligned with data for Write cycles
- DLL aligns DQ & DQS transitions with CLK transition
- Auto Refresh and Self Refresh
- 8,192 Refresh Cycles / 64ms

#### Description

The EM42AM1684RTB is high speed Synchronous graphic RAM fabricated with ultra high performance CMOS process containing 268,435,456 bits which organized as 4Meg words x 4 banks by 16 bits.


The 256Mb DDR SDRAM uses a double data rate architecture to accomplish high-speed operation.

The data path internally prefetches multiple bits and It transfers the datafor both rising and falling edges of the system clock. It means the doubled data bandwidth can be achieved at the I/O pins.


Available packages:TSOPII 66P 400mil.

### **Ordering Information**

Part No	Organization	Max. clk Freq Package		Grade	Pb
EM42AM1684RTB-5F	16M X 16	200MHz @CL3	66pin TSOP(II)	Commercial	Free
EM42AM1684RTB-6F	16M X 16	166MHz @CL25	66pin TSOP(II)	Commercial	Free



### Pin Assignment



66pin TSOP-II / (400mil × 875mil) / (0.65mm Pin pitch)

# EM42AM1684RTB

## Pin Description (Simplified)

Pin	Name	Function
45,46	CLK,/CLK	(System Clock) Clock input active on the Positive rising edge except for DQ and DM are active on both edge of the DQS. CLK and /CLK are differential clock inputs.
24	/CS	(Chip Select) /CS enables the command decoder when "L" and disable the command decoder when "H". The new command are over-Looked when the command decoder is disabled but previous operation will still continue.
44	CKE	(Clock Enable) Activates the CLK when "H" and deactivates when "L". When deactivate the clock,CKE low signifies the power down or self refresh mode.
28~32,35~42	A0~A12	(Address) Row address (A0 to A12) and Calumn address (CA0 to CA8) are multiplexed on the same pin. CA10 defines auto precharge at Calumn address.
26, 27	BA0, BA1	(Bank Address) Selects which bank is to be active.
23	/RAS	(Row Address Strobe) Latches Row Addresses on the positive rising edge of the CLK with /RAS "L". Enables row access & pre-charge.
22	/CAS	(Column Address Strobe) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.
21	/WE	(Write Enable) Latches Column Addresses on the positive rising edge of the CLK with /CAS low. Enables column access.
16/51	LDQS/UDQS	(Data Input/Output) Data Inputs and Outputs are synchronized with both edge of DQS.
20/47	LDM/UDM	(Data Input/Output Mask) DM controls data inputs.LDM corresponds to the data on DQ0~DQ7.UDM corresponds to the data on DQ8~DQ15.
2, 4, 5, 7, 8, 10, 11, 13, 54, 56, 57, 59, 60, 62, 63, 65	DQ0~DQ15	(Data Input/Output) Data inputs and outputs are multiplexed on the same pin.
1,18,33/ 34,48,66	V <sub>DD</sub> /V <sub>SS</sub>	(Power Supply/Ground) V <sub>DD</sub> and V <sub>SS</sub> are power supply pins for internal circuits.
3, 9, 15, 55.61/ 6, 12, 52, 58,64	$V_{DDQ}/V_{SSQ}$	(Power Supply/Ground)  V <sub>DDQ</sub> and V <sub>SSQ</sub> are power supply pins for the output buffers.
14,17,19,25,43, 50,53	NC/RFU	(No Connection/Reserved for Future Use) This pin is recommended to be left No Connection on the device.
49	VREF	(Input) SSTL-2 Reference voltage for input buffer.

### **Absolute Maximum Rating**

Symbol	Item	Rat	Units			
V <sub>IN</sub> , V <sub>OUT</sub>	Input, Output Voltage	-0.3 ~	+3.6	V		
$V_{DD}, V_{DDQ}$	Power Supply Voltage	-0.3 ~	V			
T <sub>OP</sub>	Operating Temperature Range	Commercial	0 ~ +70	°C		
I OP	Operating remperature Kange	Extended	N/A	C		
T <sub>STG</sub>	Storage Temperature Range	-55 ~	+150	°C		
P <sub>D</sub>	Power Dissipation	1.6		1.6		W
I <sub>os</sub>	Short Circuit Current	5	0	mA		

**Note:** Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

#### Capacitance ( $V_{CC}$ =2.5V, f=1MHz, $T_A$ =25 $^{\circ}$ C)

Symbol	Parameter	Min.	Тур.	Max.	Units
C <sub>CLK</sub>	Clock Capacitance(CLK,/CLK)	2		3	pF
Cı	Input Capacitance for CKE, Address, /CS, /RAS, /CAS, /WE	2		3	pF
Co	DM,Data&DQS Input/Output Capacitance	4		5	рF

## Recommended DC Operating Conditions ( $T_A$ =0°C ~+70°C)

Symbol	Parameter	Min.	Тур.	Max.	Units
$V_{DD}$	Power Supply Voltage	2.3	2.5	2.7	V
$V_{DDQ}$	Power Supply Voltage (for I/O Buffer)	2.3	2.5	2.7	V
$V_{DD}$	Power Supply Voltage DDR-400	2.5	2.6	2.7	V
$V_{DDQ}$	Power Supply Voltage DDR-400 (for I/O)	2.5	2.6	2.7	V
$V_{REF}$	I/O Logic high Voltage	0.49*V <sub>DDQ</sub>	$0.5*V_{DDQ}$	0.51*V <sub>DDQ</sub>	V
V <sub>TT</sub>	I/O Termination Voltage	V <sub>REF</sub> -0.04		V <sub>REF</sub> +0.04	V
V <sub>IH</sub>	Input Logic High Voltage	V <sub>REF</sub> +0.15		V <sub>DDQ</sub> +0.3	V
$V_{IL}$	Input Logic Low Voltage	-0.3	-	V <sub>REF</sub> -0.15	V

### **Recommended DC Operating Conditions**

 $(V_{DD}=2.5V\pm0.2V, T_A=0^{\circ}C \sim 70^{\circ}C)$ 

Symbol	Parameter	Test Conditions		Max.	Units
I <sub>DD1</sub>	Operating Current (Note 1)	Burst length=4, t <sub>RC</sub> ≥t <sub>RC</sub> (min.), l <sub>OL</sub> =0mA, One bank active		160	mA
I <sub>DD2P</sub>	Precharge Standby Current in Power Down Mode	CKE≤V <sub>IL</sub> (max.), t <sub>CK</sub> =min		30	mA
I <sub>DD2N</sub>	Precharge Standby Current in Non-power Down Mode			50	mA
I <sub>DD3P</sub>	Active Standby Current in Power Down Mode	CKE≤V <sub>IL</sub> (max.), t <sub>CK</sub> =min		30	mA
I <sub>DD3N</sub>	Active Standby Current in Non-power Down Mode	CKE≥V <sub>IH</sub> (min.), t <sub>CK</sub> =min, /CS≥V <sub>IH</sub> (min.) Input signals are changed during 2 clks	one time	90	mA
las.	Operating Current (Burst	$t_{CK} \ge t_{CK}(min.), I_{OL}=0mA,$	READ	270	mA
I <sub>DD4</sub>	Mode) (Note 2)	All banks active	WRITE	250	111/1
I <sub>DD5</sub>	Refresh Current (Note 3)	t <sub>RC</sub> ≥ t <sub>RFC</sub> (min.), All banks active		210	mA
I <sub>DD6</sub>	Self Refresh Current	CKE≤0.2V	3	mA	

<sup>\*</sup>All voltages referenced to V<sub>SS</sub>.

Note 1: I<sub>DD1</sub> depends on output loading and cycle rates.

Specified values are obtained with the output open.

Input signals are changed only one time during t<sub>CK</sub> (min.)

Note 2: I<sub>DD4</sub> depends on output loading and cycle rates.

Specified values are obtained with the output open.


Input signals are changed only one time during  $t_{CK}$  (min.)

**Note 3:** Min. of t<sub>RFC</sub> (Auto refresh Row Cycle Times) is shown at AC Characteristics.

## Recommended DC Operating Conditions (Continued)

Symbol	Parameter	Test Conditions	Min.	Max.	Units
I <sub>IL</sub>	Input Leakage Current	$0 \le V_{I} \le V_{DDQ}$ , $V_{DDQ} = V_{DD}$ All other pins not under test=0V	-5	+5	uA
I <sub>OL</sub>	Output Leakage Current	$0 \le V_O \le V_{DDQ}$ , $D_{OUT}$ is disabled	<del>-</del> 5	+5	uA
$V_{OH}$	High Level Output Voltage	I <sub>O</sub> =-16.8mA	V <sub>DDQ</sub> -0.373		V
V <sub>OL</sub>	Low Level Output Voltage	I <sub>O</sub> =+16.8mA		0.373	V
I <sub>OHW</sub>	Output current	$V_{OUT=}V_{DDQ}$ -0.763V; min. $V_{REF}$ $V_{TT}$	-9		mA
I <sub>OLw</sub>	half-strength Driver	$V_{OUT=}$ 0.763V ; max. $V_{REF}$ $V_{TT}$	9		mA


### **Block Diagram**



## **AC Operating Test Conditions**

 $(V_{DD}=2.5V\pm0.2V, T_{A}=0^{\circ}C \sim 70^{\circ}C)$ 

Item	Conditions
Output Reference Level	1.25V/1.25V
Output Load	See diagram as below
Input Signal Level	V <sub>REF</sub> +0.31V/ V <sub>REF</sub> -0.31V
Transition Time of Input Signals	1ns
Input Reference Level	V <sub>DDQ</sub> /2



## AC Operating Test Characteristics

 $(V_{DD}=2.5V\pm0.2V, T_{A}=0^{\circ}C \sim 70^{\circ}C)$ 


Cymphol	Darameter		-	6	-	5	Linita
Symbol	Parameter		Min.	Max.	Min.	Max.	Units
t <sub>DQCK</sub>	DQ output access from CLI	K,/CLK	-0.7	0.7	-0.65	0.65	ns
t <sub>DQSCK</sub>	DQS output access from C	LK,/CLK	-0.6	0.6	-0.6	0.6	ns
t <sub>CL</sub> ,t <sub>CH</sub>	CL low/high level width		0.45	0.55	0.45	0.55	t <sub>CK</sub>
		CL=2	7.5	12	7.5	10	ns
t <sub>CK</sub>	t <sub>CK</sub> Clock Cycle Time CL=2.5 CL=3	CL=2.5	6	12	6	10	ns
		CL=3	6	12	5	10	ns
t <sub>DH</sub> ,t <sub>DS</sub>	DQ and DM hold/setup time	Э	0.45		0.4		ns
t <sub>DIPW</sub>	DQ and DM input pulse width for each input		1.75		1.75		ns
$t_{HZ}, t_{LZ}$	Data out high/low impedance time from CLK,/CLK		-0.7	0.7	-0.65	0.65	ns
t <sub>DQSQ</sub>	DQS-DQ skew for associat signal	ed DQ	0.	45	0	.4	ns
t <sub>DQSS</sub>	Write command to first latch transition	ning DQS	0.75	1.25	0.75	1.25	t <sub>CK</sub>
t <sub>DSL</sub> ,t <sub>DS</sub>	DQS input valid window		0.35		0.35		t <sub>CK</sub>
t <sub>MRD</sub>	Mode Register Set command cycle time		12		12		ns
t <sub>WPRES</sub>	Write Preamble setup time		(	)	(	)	ns
t <sub>WPST</sub>	Write Preamble		0.4	0.6	0.4	0.6	t <sub>CK</sub>
t <sub>IH</sub> ,t <sub>IS</sub>	Address/control input hold/setup time		0	.8	0.	65	ns
t <sub>RPRE</sub>	Read Preamble		0.9	1.1	0.9	1.1	t <sub>CK</sub>

## AC Operating Test Characteristics (Continued)

 $(V_{DD}=2.5V\pm0.2V, T_{A}=0^{\circ}C \sim 70^{\circ}C)$ 

Symbol	Parameter	-	6	-	5	Units	
Symbol	Faiailletei	Min.	Max.	Min.	Max.	Ullits	
t <sub>RPST</sub>	Read Postamble	0.4	0.6	0.4	0.6	t <sub>CK</sub>	
t <sub>RAS</sub>	Active to Precharge command period	42	70k	40	70k	ns	
t <sub>RC</sub>	Active to Active command period	6	0	5	5	ns	
t <sub>RFC</sub>	Auto Refresh Row Cycle Time	7	2	7	0	ns	
t <sub>RCD</sub>	Active to Read or Write delay	1	8	1	5	ns	
$t_{RP}$	Precharge command period	1	8	1	5	ns	
t <sub>RRD</sub>	Active bank A to B command period	12 10		0	ns		
t <sub>CCD</sub>	Column address to column address delay	1		1		t <sub>CK</sub>	
$t_{WR}$	Write recovery timed	15		15		ns	
t <sub>WTR</sub>	Internal write to read command delay	1	2	1	0	ns	
t <sub>CDLR</sub>	Last data in to Read command	2.5 t <sub>CK</sub>	- t <sub>DQSS</sub>	2.5 t <sub>Ck</sub>	(- t <sub>DQSS</sub>	t <sub>CK</sub>	
t <sub>CDLW</sub>	Last data in to Write command	0		0		t <sub>CK</sub>	
t <sub>DPL</sub>	Last data in to Precharge command	2		2		t <sub>CK</sub>	
t <sub>XSNR</sub>	Exit self Refresh to non-read command	75		75		ns	
t <sub>XSRD</sub>	Exit self Refresh to read command	200 200				ns	
t <sub>REFI</sub>	Average periodic refresh interval		7.8		7.8	us	

## Simplified State Diagram



## 1. Command Truth Table

Command	Symbol	CK	Е	/CS	/RAS	/CAS	/WE	BA0,	A10	A12~A0
Command	Symbol	n-1	n	703	/NAS	7CA3	/VVE	BA1	AIU	A1Z~AU
Ignore Command	DESL	Н	Х	Н	Х	X	Χ	Χ	Χ	Х
No Operation	NOP	Н	Χ	L	Н	Н	Н	Χ	Χ	Χ
Burst Stop	BSTH	Н	Χ	L	Н	Η	L	Χ	Х	Х
Read	READ	Н	Χ	L	Н	L	Н	V	L	V
Read with Auto Pre-charge	READA	Н	Χ	L	Н	L	Н	V	Η	V
Write	WRIT	Н	Χ	L	Н	L	L	V	L	V
Write with Auto Pre-charge	WRITA	Н	Χ	L	L	Η	Н	V	Η	V
Bank Activate	ACT	Н	Х	L	L	Н	Н	V	V	V
Pre-charge Select Bank	PRE	Н	Χ	L	L	Н	L	V	L	Х
Pre-charge All Banks	PALL	Н	Χ	L	L	Η	L	Х	Н	Х
Mode Register Set	MRS	Н	Χ	L	L	L	Ĺ	L	L	V

H = High level, L = Low level, X = High or Low level (Don't care), V = Valid data input

#### 2. CKE Truth Table

Item	Command	Symbol	CK	Ε	/CS	/RAS	/CAS	/WE	Addr.
пеш	Command	Symbol	n-1	n	/03	TRAS	/CA3	/VV	Addi.
Idle	CBR Refresh Command	REF	Н	Н	L	L	L	I	Х
Idle	Self Refresh Entry	SELF	Н	L	L	L	L	Н	Х
Calf Dafragh	Self Refresh Exit		L	Н	L	Н	Н	Н	Х
Self Refresh	Sell Reliesh Exit		L	Н	Н	Χ	Χ	Χ	Х
Idle	Power Down Entry		Н	L	Х	Х	Х	Х	Х
Power Down	Power Down Exit		L	Н	Х	Х	Х	Χ	Х

Remark H = High level, L = Low level, X = High or Low level (Don't care)

# EM42AM1684RTB

## 3. Operative Command Table

Current State	/CS	/R	/C	/W	Addr.	Command	Action	
	Н	Х	Х	Х	Х	DESL	NOP	
	L	Н	Н	Н	Х	NOP	NOP	
	L	Н	Н	L	Х	TERM	NOP	
	L	Н	L	X	BA/CA/A10	READ/WRIT/BW	ILLEGAL (Note 1)	
Idle	L	L	Н	Н	BA/RA	ACT	Bank active,Latch RA	
	L	L	Н	L	BA, A10	PRE/PREA	NOP <sup>(Note 3)</sup>	
	L	L	L	Н	X	REFA	Auto refresh (Note 4)	
	L	L	L	L	Op-Code, Mode-Add	MRS	Mode register	
	Н	Х	Х	Х	X	DESL	NOP	
	L	Н	Н	Н	Х	NOP	NOP	
	L	Н	Н	L	BA/CA/A10	READ/READA	Begin read,Latch CA, Determine auto-precharge	
Row	L	Н	L	L	BA/CA/A10	WRIT/WRITA	Begin write,Latch CA, Determine auto-precharge	
Active	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 1)	
	L	L	Н	L	BA/A10	PRE/PREA	Precharge/Precharge all	
	L	L	L	Н	Х	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	
	Н	Χ	Χ	Χ	X	DESL	NOP(Continue burst to end)	
	L	Н	Н	Н	X	NOP	NOP(Continue burst to end)	
	L	Н	Н	L	Х	TERM	Terminal burst	
	L		L	Н	BA/CA/A10		Terminate burst,Latch CA,	
		Н				READ/READA	Begin new read,	
Read							Determine Auto-precharge	
	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 1)	
	L	L	Н	L	BA, A10	PRE/PREA	Terminate burst, PrecharE	
	L	L	L	Н	X	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	
	Н	Х	Χ	Χ	X	DESL	NOP(Continue burst to end)	
	L	Н	Н	Н	X	NOP	NOP(Continue burst to end)	
	L	Н	Н	L	X	TERM	ILLEGAL	
		LH					Terminate burst with DM="H",Latch	
	L		L	Н	BA/CA/A10	READ/READA	CA,Begin read,Determine	
Write							auto-precharge (Note 2)	
	L	Н	L	L			Terminate burst,Latch CA,Begin	
					BA/CA/A10	WRIT/WRITA	new write, Determine	
							auto-precharge (Note 2)	
	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 1)	
		L	Н	L	54	555/555	Terminate burst with DM="H",	
	L				BA, A10	PRE/PREA	Precharge	
	L	L	L	Н	Х	REFA	ILLEGAL	
	L	L	L	L	Op-Code,	MRS	ILLEGAL	

## 3. Operative Command Table (Continued)

Current State	/CS	/R	/C	/W	Addr.	Command	Action	
	Н	Χ	Χ	Χ	X	DESL	NOP(Continue burst to end)	
	L	Н	Η	Н	Х	NOP	NOP(Continue burst to end)	
	L	Н	Н	L	BA/CA/A10	TERM	ILLEGAL	
Dood with	L	Н	L	Χ	BA/RA	READ/WRITE	ILLEGAL (Note 1)	
Read with AP	L	L	Н	Н	BA/A10	ACT	ILLEGAL (Note 1)	
	L	L	Н	L	Х	PRE/PREA	ILLEGAL (Note 1)	
	L	L	L	Н	Х	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	
	Н	Χ	Χ	Χ	Χ	DESL	NOP(Continue burst to end)	
	L	Н	Н	Н	X	NOP	NOP(Continue burst to end)	
	L	Н	Η	L	X	TERM	ILLEGAL	
	L	Н	L	Х	BA/CA/A10	READ/WRITE	ILLEGAL (Note 1)	
Write with AP	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 1)	
	L	L	Н	L	BA/A10	PRE/PREA	ILLEGAL (Note 1)	
	L	L	L	Н	Х	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	
	Н	Χ	Χ	Х	Х	DESL	NOP(idle after t <sub>RP</sub> )	
	L	Η	Ι	Η	Х	NOP	NOP(idle after t <sub>RP</sub> )	
	L	Н	Ι	L	X	TERM	NOP	
	L	Н	L	Χ	BA/CA/A10	READ/WRITE	ILLEGAL (Note 1)	
Pre-charging	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 1)	
	L	L	Н	L	BA/A10	PRE/PREA	NOP(idle after t <sub>RP</sub> ) (Note 3)	
	L	L	L	Н	Х	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	
	Н	Χ	Χ	Х	Х	DESL	NOP(Row active after t <sub>RCD</sub> )	
	L	Н	Н	Н	Х	NOP	NOP(Row active after t <sub>RCD</sub> )	
Row Activating	L	Н	Н	L	X	TERM	NOP	
	L	Н	L	Χ	BA/CA/A10	READ/WRITE	ILLEGAL (Note 1)	
	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 1)	
	L	L	Н	L	BA/A10	PRE/PREA	ILLEGAL (Note 1)	
	L	L	L	Н	X	REFA	ILLEGAL	
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL	

Remark H = High level, L = Low level, X = High or Low level (Don't care), AP = Auto Pre-charge

## 3. Operative Command Table (Continued)

Current State /CS /		/R	/C	/W	Addr.	Command	Action
	Н	Χ	Χ	Χ	X	DESL	NOP
	L	Ι	Ι	Ι	X	NOP	NOP
	L	Н	Н	L	X	TERM	NOP
	L	Н	L	Н	BA/CA/A10	READ	ILLEGAL <sup>(Note 1)</sup>
Write	L	Н	L	L	BA/CA/A10	WRIT/WRITA	New write, Determine AP
Recovering	L	L	Н	Н	BA/RA	ACT	ILLEGAL (Note 1)
	L	L	Н	L	BA/A10	PRE/PREA	ILLEGAL (Note 1)
	L	L	L	Н	Х	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL
	Н	Χ	Χ	Χ	X	DESL	NOP(idle after t <sub>RP</sub> )
	L	Ι	Ι	Ι	X	NOP	NOP(idle after t <sub>RP</sub> )
	L	Ι	Ι	L	X	TERM	NOP
	L	Ι	L	Χ	BA/CA/A10	READ/WRIT	ILLEGAL
Refreshing	L	L	Ι	Ι	BA/RA	ACT	ILLEGAL
	Ĺ	L	Н	Ĺ	BA/A10	PRE/PREA	NOP(idle after t <sub>RP</sub> )
	Ĺ	L	Ĺ	Н	X	REFA	ILLEGAL
	L	L	L	L	Op-Code, Mode-Add	MRS	ILLEGAL

 $\textbf{Remark} \ H = High \ level, \ L = Low \ level, \ X = High \ or \ Low \ level \ (Don't \ care), \ AP = Auto \ Pre-charge$ 

Note 1: ILLEGAL to bank in specified states;

Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.

Note 2: Must satisfy bus contention, bus turn around, and/or write recovery requirements.

Note 3: NOP to bank precharging or in idle state. May precharge bank indicated by BA.

Note 4: ILLEGAL of any bank is not idle.

## **EM42AM1684RTB**

#### 4. Command Truth Table for CKE

Current State	Cł	CKE		/R	/C	/W	Addr.	Action	
Current State	n-1	n	/CS	/K	/	/ ۷ ۷	Auui.	Action	
	I	Χ	Χ	Χ	Χ	Χ	Χ	INVALID	
	L	Ι	Н	Χ	Χ	Χ	X	Exist Self-Refresh	
	L	Ι	L	Ι	Н	Τ	Χ	Exist Self-Refresh	
Self Refresh	L	Ι	L	Ι	Н	L	Χ	ILLEGAL	
	L	Η	L	Н	L	Χ	X	ILLEGAL	
	L	Η	L	L	Χ	Χ	X	ILLEGAL	
	L	L	X	Χ	Χ	Χ	X	NOP(Maintain self refresh)	
	Н	Χ	X	Χ	Χ	Χ	X	INVALID	
Dath hank	L	Η	Н	Χ	Χ	Χ	X	Exist Power down	
Both bank	L	Η	L	Н	Н	Н	Χ	Exist Power down	
precharge power down	L	Η	L	Н	Н	L	X	ILLEGAL	
power down	L	Η	L	Н	L	Χ	X	ILLEGAL	
	L	Η	L	L	Χ	Χ	X	ILLEGAL	
	L	L	X	Χ	Χ	Χ	X	NOP(Maintain Power down)	
	Н	Η	X	Χ	Χ	Χ	X	Refer to function true table	
	Н	L	Н	Χ	Χ	Χ	Χ	Enter power down mode <sup>(Note 3)</sup>	
	Н	L	L	Н	Н	Н	Χ	Enter power down mode (Note 3)	
	Н	L	L	Н	Н	L	X	ILLEGAL	
All Banks	Н	L	L	Н	L	Χ	X	ILLEGAL	
ldle	Н	L	L	L	Н	Н	RA	Row active/Bank active	
	Н	L	L	L	L	Η	Χ	Enter self-refresh <sup>(Note 3)</sup>	
	Н	L	L	L	L	L	Op-Code	Mode register access	
	Н	L	L	L	L	Ш	Op-Code	Special mode register access	
	L	Х	Х	Χ	Χ	Χ	Х	Refer to current state	
Any State Other than Listed above	Н	Η	Х	X	Х	X	Х	Refer to command truth table	

**Remark:** H = High level, L = Low level, X = High or Low level (Don't care)

**Notes 1:** After CKE's low to high transition to exist self refresh mode. And a time of tRC(min) has to be Elapse after CKE's low to high transition to issue a new command.


**Notes 2:**CKE low to high transition is asynchronous as if restarts internal clock.

Notes 3: Power down and self refresh can be entered only from the idle state of all banks.


#### Mode Register Definition

#### **Mode Register Set**

The mode register stores the data for controlling the various operating modes of DDR SDRAM which contains addressing mode, burst length, /CAS latency, test mode, DLL reset and various vendor's specific opinions. The defaults values of the register is not defined, so the mode register must be written after EMRS setting for proper DDR SDRAM operation. The mode register is written by asserting low on /CS, /RAS, /CAS, /WE and BA0 (The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the mode register.) The state of the address pins A0-A12 in the same cycle as /CS, /RAS, /CAS, /WE and BA0 going low is written in the mode register. Two clock cycles are requested to complete the write operation in the mode register. The mode register contents can be changed using the same command and clock cycle requirements during operating as long as all banks are in the idle state. The mode register is divided into various fields depending on functionality. The burst length uses A0-A2, addressing mode uses A3, /CAS latency (read latency from column address) uses A4-A6. A7 is used for test mode. A8 is used for DDR reset. A7 must be set to low for normal MRS operation.



## Address input for Mode Register Set



BA0	An ~A0
0	MRS Cycle
1	EMRS Cycle

### Burst Type (A3)

Burst Length	A2	A1	A0	Sequential Addressing	Interleave Addressing
2	Х	Х	0	0 1	0 1
2	Х	Х	0	10	10
	Χ	0	0	0123	0123
4	Χ	0	1	1230	1032
4	Х	1	0	2301	2301
	Χ	1	1	3012	3210
	0	0	0	01234567	01234567
	0	0	1	12345670	10325476
	0	1	0	23456701	23016745
8	0	1	1	34567012	32107654
0	1	0	0	45670123	45670123
	1	0	1	56701234	54761032
	1	1	0	67012345	67452301
	1	1	1	70123456	76543210

<sup>\*</sup>Page length is a function of I/O organization and column addressing

#### DLL Enable / Disable


The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having disable the DLL for the purpose of debug or evaluation (upon existing Self Refresh Mode, the DLL is enable automatically.) Any time the DLL is enabled, 200 clock cycles must occur before a READ command can be issued.

## **Output Drive Strength**


The normal drive strength got all outputs is specified to be SSTL-2, Class II. Some vendors might also support a weak drive strength option, intended for lighter load and/or point to point environments.

#### Extended Mode Register Set ( EMRS )

The Extended mode register stores the data enabling or disabling DLL. The value of the extended mode register is not defined, so the extended mode register must be written after power up for enabling or disabling DLL. The extended mode register is written by asserting low on /CS, /RAS, /CAS, /WE and high on BA0 (The DDR SDRAM should be in all bank precharge with CKE already prior to writing into the extended mode register.) The state of address pins A0-A10 and BA1 in the same cycle as /CS, /RAS, /CAS, and /WE going low is written in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable or disable. High on BA0 is used for EMRS. All the other address pins except A0 and BA0 must be set to low for proper EMRS operation.



## Package Description



<sup>\*</sup> EOREX reserves the right to change products or specification without notice.