



**POWER MANAGEMENT**
**Absolute Maximum Ratings**

Exceeding the specifications below may result in permanent damage to the device or device malfunction. Operation outside of the parameters specified in the Electrical Characteristics section is not implied.

Parameter	Symbol	Maximum	Units
Supply Voltage	$V_{CC}$	-0.3 to 100	V
DRAIN, $\overline{PWRGD}$ / PWRGD		-0.3 to 100	V
SENSE, GATE		-0.3 to 20	V
UV, OV		-0.3 to 60	V
Thermal Resistance Junction to Ambient	$\theta_{JA}$	168	°C
Thermal Resistance Junction to Case	$\theta_{JC}$	38.8	°C
Operating Junction Temperature Range	$T_J$	-40 to 125	°C
Storage Temperature Range	$T_{STG}$	-65 to 150	°C
Lead Temperature (Soldering) 10 sec	$T_{LEAD}$	300	°C

**Electrical Characteristics**

Unless specified:  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 48\text{V}$ ,  $V_{EE} = 0\text{V}$ .

Values in **bold** apply over full operating temperature range.

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
<b>DC Characteristics</b>						
Supply Operating Range	$V_{CC}$		<b>10</b>		<b>80</b>	V
Supply Current	$I_{CC}$	UV = 3V, 0V = $V_{EE}$ , SENSE = $V_{EE}$		<b>3</b>	<b>5</b>	mA
Circuit Breaker Trip Voltage	$V_{CB}$	$V_{CB} = (V_{SENSE} - V_{EE})$	<b>50</b>	<b>60</b>	<b>70</b>	mV
Gate Pin Pull-up Current	$I_{PU}$	Gate drive ON, $V_{GATE} = V_{EE}$		-50		$\mu\text{A}$
Gate Pin Pull-down Current	$I_{PD}$	Any fault condition		40		mA
Sense Pin Current	$I_{SENSE}$	$V_{SENSE} = 50\text{mV}$		-0.05		$\mu\text{A}$
External Gate Drive	$\Delta V_{GATE}$	$(V_{GATE} - V_{EE})$ , $20\text{V} < V_{DD} \leq 80\text{V}$	<b>9</b>	<b>13</b>	<b>16</b>	V
		$(V_{GATE} - V_{EE})$ , $10\text{V} \leq V_{DD} \leq 20\text{V}$		<b>8</b>		
UV Pin High Threshold Voltage	$V_{UVH}$	UV Low to High transition	<b>1.241</b>	<b>1.273</b>	<b>1.305</b>	V
UV Pin Low Threshold Voltage	$V_{UVL}$	UV High to Low transition	<b>1.192</b>	<b>1.223</b>	<b>1.253</b>	V
UV Pin Hysteresis	$V_{UVHY}$			<b>50</b>		mV
UV Pin Input Current	$I_{INUV}$	$V_{UV} = V_{EE}$		-0.1		$\mu\text{A}$
OV Pin High Threshold Voltage	$V_{OVH}$	OV Low to High transition	<b>1.192</b>	<b>1.223</b>	<b>1.253</b>	V
OV Pin Low Threshold Voltage	$V_{OVL}$	OV High to Low transition	<b>1.153</b>	<b>1.188</b>	<b>1.223</b>	V
OV Pin Hysteresis	$V_{OVHY}$			35		mV
OV Pin Input Current	$I_{INOV}$	$V_{OV} \geq 1.5\text{V}$		-0.05		$\mu\text{A}$

**POWER MANAGEMENT**
**Electrical Characteristics (Cont.)**


 Unless specified:  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 48\text{V}$ ,  $V_{EE} = 0\text{V}$ .

 Values in **bold** apply over full operating temperature range.

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Power Good Threshold	$V_{PG}$	$V_{DRAIN} - V_{EE}$ , High to Low transition	1.5	1.75	2.0	V
Power Good Threshold Hysteresis	$V_{PGHY}$			0.4		V
Drain Input Bias Current	$I_{DRAIN}$	$V_{DRAIN} = 48\text{V}$		<b>15</b>	<b>50</b>	$\mu\text{A}$
Output Low Voltage	$V_{OL}$	SC4250H, $V_{OL} = \text{PWRGD} - V_{DRAIN}$ @ $V_{DRAIN} = 5\text{V}$ , $I_o = 1\text{mA}$		1		V
		SC4250L, $V_{OL} = \text{PWRGD} - V_{EE}$ @ $V_{DRAIN} = 1\text{V}$ , $I_o = 1\text{mA}$		1		V
Output Leakage	$I_{OH}$	SC4250H, $V_{DRAIN} - V_{EE} = 1\text{V}$ , $V_{PWRGD} = 80\text{V}$		<b>1.0</b>	<b>10</b>	$\mu\text{A}$
		SC4250L, $V_{DRAIN} - V_{EE} = 5\text{V}$		<b>1.0</b>	<b>10</b>	$\mu\text{A}$
<b>AC Characteristics</b>						
OV High to Gate Low	$t_{PHLOV}$			1.7		$\mu\text{s}$
UV Low to Gate Low	$t_{PHLUV}$			1.5		$\mu\text{s}$
OV Low to Gate High	$t_{PLHOV}$			5.5		$\mu\text{s}$
UV Low to Gate High	$t_{PLHUV}$			6.5		$\mu\text{s}$
SENSE High to Gate Low	$t_{PHLSENSE}$			3		$\mu\text{s}$
DRAIN Low to $\overline{\text{PWRGD}}$ Low DRAIN Low to (PWRGD - DRAIN) High	$t_{PHLPG}$			0.5		$\mu\text{s}$
DRAIN High to $\overline{\text{PWRGD}}$ High DRAIN High to (PWRGD - DRAIN) Low	$t_{PLHPG}$			0.5		$\mu\text{s}$
Gate ON Time - Time Delay	$t_{ON_1}$	$V_{DRAIN} > 8\text{V}$ , after short circuit		5		$\mu\text{s}$
Gate ON Time - Time Delay	$t_{ON_2}$	$V_{DRAIN} < 7\text{V}$ , after short circuit		250		$\mu\text{s}$

Note:

(1) This device is ESD sensitive. Use of standard ESD handling precaution is required.

**POWER MANAGEMENT**
**Pin Configuration**

**Ordering Information**

Part Number	Package <sup>(1)</sup>
SC4250HISTR	SO-8
SC4250HISTR <sup>(2)</sup>	
SC4250LISTR	
SC4250LISTRT <sup>(2)</sup>	

**Notes:**

- (1) Only available in tape and reel packaging. A reel contains 2500 devices.
- (2) Lead free product. This product is fully WEEE and RoHS compliant.


**Pin Descriptions**

Pin	Pin Name	Pin Function
1	<u>PWRGD/PWRGD</u>	Power Good output pin. This pin will toggle when $V_{DRAIN}$ is within $V_{PG}$ of $V_{EE}$ . This pin can be connected directly to the enable pin of a power module, 0.1 $\mu$ F to VEE is optional.
2	OV	Analog Overvoltage input. When OV is pulled above the 1.223V threshold, an overvoltage condition is detected and the GATE pin will be immediately pulled low. The GATE pin will remain low until OV drops below the 1.188V high to low threshold.
3	UV	Analog Undervoltage input. When UV is pulled below the 1.223V threshold, an undervoltage condition is detected and the GATE pin will be immediately pulled low. The GATE pin will remain low until UV rises above the 1.273 threshold. The UV pin is also used to reset the electronic circuit breaker in the "latch OFF" version. If the UV pin is cycled low and high following the trip of the circuit breaker, the circuit breaker is reset and a normal power-up sequence will occur.
4	VEE	Negative supply voltage input. Connect to the lower potential of the power supply.
5	SENSE	Circuit breaker sense pin. With a sense resistor placed in the supply path between $V_{EE}$ and SENSE, the circuit breaker will trip when the voltage across the resistor exceeds 60mV. Noise spikes of less than 2 $\mu$ s are filtered out and will not trip the circuit breaker. If the circuit breaker trip current is set to twice the normal operating current, only 25mV is dropped across the sense resistor during normal operation. To disable the circuit breaker, $V_{EE}$ and SENSE can be shorted together.
6	GATE	Gate drive output for external N-channel. The GATE pin will go high when the following start-up conditions are met: the UV pin is high, the OV pin is low and $(V_{SENSE} - V_{EE}) < 60mV$ . The GATE pin is pulled high by a 50 $\mu$ A current source and pulled low with a 40mA current source.
7	DRAIN	Analog Drain sense input. Connect this pin to the drain of the external N-channel FET and the V(-) pin of the power module. When the DRAIN pin is below $V_{PG}$ , the PWRGD or PWRGD pin will toggle.
8	VCC	Positive supply voltage input. Connect this pin to the higher potential of the power supply input and the V(+) pin of the power module


**POWER MANAGEMENT**

**Block Diagrams**

Active High PWRGD



Active Low  $\overline{\text{PWRGD}}$



**POWER MANAGEMENT**

**Applications Information**

Insertion of a power circuit board into a live backplane would draw enormous inrush currents. This is mostly due to the charging of the bulk electrolytic capacitors at the input of the power module being plugged in.

The transient currents would send glitches all over the power system and could cause corruption of the signals and even a power down if the source isn't able to handle these high surges.

This section describes the components selection needed for a typical application utilizing the SC4250. Let's assume the following requirements for a representative system:

Input voltage range: 36V to 72V

Nominal current: 2A typ.

Over-current condition: 5A

Bulk capacitance: Cload = 150µF

The schematic in Figure 2 combines internal function blocks along with the external components of the application circuit.

**Resistors R1, R2 and R3** make up a voltage divider to set the Under-Voltage (UV) and Over-Voltage (OV) trip points.

When the input power supply ramps up the UV trips at 1.273V and OV trips at 1.223V; during the ramp down transition the UV trips at 1.223V and OV trips at 1.198V.

The 50mV hysteresis for UV and 25mV hysteresis for OV provide the necessary guard-bands to prevent false tripping during power up and power down conditions.

As an additional noise killing and stabilizing measure, the **capacitor C1** should be placed at the OV terminal with the value in range from 1,000 to 10,000pF.

For the UV=38V and OV=70V the values of the resistor can be calculated as follows:

$$V_{uv} = 1.273V \cdot (R1+R2+R3) \div (R2+R3)$$

$$V_{ov} = 1.223V \cdot (R1+R2+R3) \div R3$$

With the input bias current of the UV and OV comparators in the range of 20-30nA, let's choose the R1 to be 562kΩ. This yields the values of R2=9.31kΩ and R3 = 10.2kΩ. With these values the accuracy is about 1% which is quite acceptable for those functions.




Figure 2

**POWER MANAGEMENT**
**Applications Information (Cont.)**

**Resistor R4** sets the over-current trip. To choose R4, the user must determine the level of the current where it should trip. As a rule of thumb, the over-current is set to be 200-300% of the nominal value. In our case, we assumed this value to be 5A.

Considering the minimum trip voltage is 50mV the value of R4 is  $50\text{mV} \div 5\text{A} = 10 \text{ m}\Omega$ .

The tolerance of this resistor is usually price driven and 5% is an adequate range of accuracy.

The actual position and layout of the circuitry around the sense resistor R4 is critical to avoid a false over-current tripping. The trace routing between R4 and SC4250 should be as short as possible and wide enough to handle the maximum current with zero current in the sense lines – ideally “Kelvin” like. Additionally, there is a short delay circuit at the comparator to filter out unwanted noise and otherwise induced transients.

**Inrush Current** is being controlled by the **R5C3** network and swamping capacitor **C2**.

When a board is plugged into a live backplane, the input bulk capacitance of the board’s power supply produces large current transients due to the rush of the currents charging those capacitors. The main feature of the SC4250 is to provide an orderly and well-controlled inrush current.

Since the minimum trip voltage is 50mV, let’s choose the inrush current to be 3A.

$$I_{\text{max}} = C_{\text{load}} \cdot \Delta V_{\text{max}} / dt$$

$$dt = C_{\text{load}} \cdot \Delta V_{\text{max}} / I_{\text{max}} = 150\mu\text{F} \cdot 70\text{V} / 3\text{A} = 3.5\text{ms}$$

This would be the minimum time for the gate voltage plateau during which the V<sub>DD</sub> linearly decreases maintaining 3A charge current of the C<sub>load</sub>.

The inrush can be calculated using the following equation:

$$I_{\text{MAX}} = (50\mu\text{A} \cdot C_{\text{LOAD}}) / C3$$

With the values shown in the schematic the actual inrush current will be about 2A, which is within the limits we have chosen.

Resistor **R5** will produce a time constant which prevents Q1 from turning on when power is initially applied and the circuit is not ready to actively pull the gate low. It’s value is not critical and 18k ensures the adequate delay.

The value of **C2** is chosen to prevent false turn-on of the FET due to the current flowing via C3 into the gate of the FET when the circuit initially connects to the power source. Capacitors C2 and C3 form a divider from Vin to GND. C2 must keep the initial voltage at the gate below V<sub>th</sub> minimum.

For the typical FET, this threshold is around 1V to 2V, therefore  $C2 = 100 \cdot C3$  will keep gate voltage at 0.7V, even at the “worst” case of Vin = 70V.

The choice of the **Q1** is quite straightforward and is guided mostly by thermal considerations due to the power dissipation in the steady state.

For instance, in our case, the nominal current is 2A, the power dissipation due to the conducting losses will be

$$P_{\text{dis}} = I_{\text{nom}}^2 \cdot R_{\text{ds\_on}}$$

The MOSFET should be able to withstand  $V_{\text{dss}} \geq 100\text{V}$  with continuous drain current  $I_{\text{d}} \geq 6\text{A}$ . Device SUD06N10 or similar fits this application. It has an  $R_{\text{ds\_on}} = 0.2\Omega$ , and will dissipate

$$P_{\text{dis}} = 2^2 \cdot 0.2 = 0.8\text{W}, \text{ which can be handled by this DPAK device.}$$

If there is a consideration of reducing the temperature of the MOSFET then the lower R<sub>ds\_on</sub> device should be chosen or a different style (D2PAK) which has lower Junction-to-Ambient thermal characteristics.

The **R6** has a function of dumping high frequency oscillations. The value of it is not critical and can be in the range of 5Ω to 20Ω.

**POWER MANAGEMENT**

**Typical Characteristics**

Below are the snap-shots taken at start-up with different loading conditions and during the application of the over-current at the output of the circuit.

For all figures, Ch1:  $V_{DRAIN}$ ; Ch2:  $V_{GATE}$ ; Ch3: PWRGD; Ch4:  $V_{R4}$  (Input current)




Figure 3. Start-up with no load.




Figure 4. Start-up with 1A load.




Figure 5. Start-up with "over the limit" load.




Figure 6. Over-current/Short circuit.



**POWER MANAGEMENT**

**Typical Characteristics (Cont.)**

The following set of snapshots demonstrates effectiveness of SC4250 circuit in the case where connection to the live back plane is very “bouncy”, which is usually the situation with manual replacements of the power cards.

For all figures, Ch1:  $V_{DRAIN}$ ; Ch2:  $V_{GATE}$ ; Ch3: PWRGD (referenced to  $V_{DRAIN}$ ); Ch4:  $V_{R4}$  (Input current)




Figure 7. Start-up with no load.




Figure 8. Start-up with 1A load.




Figure 9. Start-up with “over the limit” load.




Figure 10. Over-current/Short circuit.

**POWER MANAGEMENT**

**Evaluation Board Schematic**




Figure 11

**Evaluation Board**





Figure 12

**POWER MANAGEMENT**
**Evaluation Board - Bill of Materials**

Ref	Qty	Designator	Value	Description	Footprint
1	1	C1	0.1/100V	Ceramic cap	1210
2	1	C2 (opt.)	0.01	Ceramic cap	0805
3	1	C3	0.33	Ceramic cap	1206S
4	1	C4	0.0033/100V	Ceramic cap	0805
5	1	C5	150/80V	Aluminum cap	CAP-AL-H
6	1	C6 (opt.)	0.1/100V	Ceramic cap	1210
7	1	Q1	IRF1310	MOSFET	D2PAK
8	1	R1	562k	Resistor	0805
9	1	R2	9.31k	Resistor	0805
10	1	R3	10.2k	Resistor	0805
11	1	R4	0.01	Resistor	2010CS
12	1	R5	10	Resistor	0805
13	1	R6	18k	Resistor	0805
14	1	R7	5.1k	Resistor	1206S
15	1	U1	SC4250	Semtech IC	SO-8


**POWER MANAGEMENT**

**Outline Drawing - SO-8**



- NOTES:
1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
  2. DATUMS **-A-** AND **-B-** TO BE DETERMINED AT DATUM PLANE **-H-**
  3. DIMENSIONS "E1" AND "D" DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
  4. REFERENCE JEDEC STD MS-012, VARIATION AA.

**Minimum Land Pattern - SO-8**



- NOTES:
1. THIS LAND PATTERN IS FOR REFERENCE PURPOSES ONLY. CONSULT YOUR MANUFACTURING GROUP TO ENSURE YOUR COMPANY'S MANUFACTURING GUIDELINES ARE MET.
  2. REFERENCE IPC-SM-782A, RLP NO. 300A.

**Contact Information**

Semtech Corporation  
 Power Management Products Division  
 200 Flynn Road, Camarillo, CA 93012  
 Phone: (805)498-2111 FAX (805)498-3804