Freescale Semiconductor

MP3H6115A Rev 4, 10/2009

High Temperature Accuracy Integrated Silicon Pressure Sensor for Measuring Absolute Pressure, On-Chip Signal Conditioned, Temperature Compensated and Calibrated

Freescale's MP3H6115A series sensor integrates on-chip, bipolar op amp circuitry and thin film resistor networks to provide a high output signal and temperature compensation. The small form factor and high reliability of on-chip integration make the Freescale pressure sensor a logical and economical choice for the system designer.

The MP3H6115A series piezoresistive transducer is a state-of-the-art, monolithic, signal conditioned, silicon pressure sensor. This sensor combines advanced micromachining techniques, thin film metallization, and bipolar semiconductor processing to provide an accurate, high level analog output signal that is proportional to applied pressure.

Features

- Improved Accuracy at High Temperature
- · Available in Super Small Outline Package
- 1.5% Maximum Error over 0° to 85°C
- · Ideally suited for Microprocessor or Microcontroller-Based Systems
- Temperature Compensated from -40° to +125°C
- Durable Thermoplastic (PPS) Surface Mount Package

MP3H6115A Series

15 to 115 kPa (2.2 to 16.7 psi) 0.12 to 2.8 V Output

Application Examples

- · Aviation Altimeters
- · Industrial Controls
- Engine Control/Manifold Absolute Pressure (MAP)
- Weather Station and Weather Reporting Device Barometers

ORDERING INFORMATION									
Device Name	Packaging	Case No.	# of Ports		Pressure Type			Device	
Device Name	Options	Case No.	None	Single	Dual	Gauge	Differential	Absolute	Marking
Super Small Outli	Super Small Outline Package (MP3H6115A Series)								
MP3H6115A6U	Rail	1317	•					•	MP3H6115A
MP3H6115A6T1	Tape & Reel	1317	•					•	MP3H6115A
MP3H6115AC6U	Rail	1317A		•				•	MP3H6115A
MP3H6115AC6T1	Tape & Reel	1317A		•				•	MP3H6115A

SUPER SMALL OUTLINE PACKAGES



MP3H6115A6U/T1 CASE 1317-04



MP3H6115AC6U/T1 CASE 1317A-04



Operating Characteristics

Table 1. Operating Characteristics

 $(V_S = 3.0 \text{ Vdc}, T_A = 25^{\circ}\text{C} \text{ unless otherwise noted}, P1 > P2.)$

Characteristic		Symbol	Min	Тур	Max	Unit
Pressure Range		P _{OP}	15	_	115	kPa
Supply Voltage ⁽¹⁾		V _S	2.7	3.0	3.3	Vdc
Supply Current		Io	_	4.0	8.0	mAdc
Minimum Pressure Offset ⁽²⁾ @ V _S = 3.0 Volts	(0 to 85°C)	V _{off}	0.079	0.12	0.161	Vdc
Full Scale Output ⁽³⁾ @ V _S = 3.0 Volts	(0 to 85°C)	V _{FSO}	2.780	2.82	2.861	Vdc
Full Scale Span ⁽⁴⁾ @ V _S = 3.0 Volts	(0 to 85°C)	V _{FSS}	2.660	2.70	2.741	Vdc
Accuracy	(0 to 85°C)	_	_	_	±1.5	%V _{FSS}
Sensitivity		V/P	_	27	_	mV/kPa
Response Time ⁽⁵⁾		t _R	_	1.0	_	ms
Warm-Up Time ⁽⁶⁾		_	_	20	_	ms
Offset Stability ⁽⁷⁾		_	_	±0.25	_	%V _{FSS}

- 1. Device is ratiometric within this specified excitation range.
- 2. Offset (V_{off}) is defined as the output voltage at the minimum rated pressure.
- 3. Full Scale Output $(V_{\mbox{FSO}})$ is defined as the output voltage at the maximum or full rated pressure.
- 4. Full Scale Span (V_{FSS}) is defined as the algebraic difference between the output voltage at full rated pressure and the output voltage at the minimum rated pressure.
- 5. Response Time is defined as the time for the incremental change in the output to go from 10% to 90% of its final value when subjected to a specified step change in pressure.
- 6. Warm-up Time is defined as the time required for the product to meet the specified output voltage after the pressure has been stabilized.
- 7. Offset Stability is the product's output deviation when subjected to 1000 cycles of Pulsed Pressure, Temperature Cycling with Bias Test.

Maximum Ratings

Table 2. Maximum Ratings⁽¹⁾

Parametrics	Symbol	Value	Units
Maximum Pressure (P1 > P2)	P _{max}	400	kPa
Storage Temperature	T _{stg}	-40° to +125°	°C
Operating Temperature	T _A	-40° to +125°	°C
Output Source Current @ Full Scale Output ⁽²⁾	I _o +	0.5	mAdc
Output Sink Current @ Minimum Pressure Offset ⁽²⁾	I _o -	-0.5	mAdc

- 1. Exposure beyond the specified limits may cause permanent damage or degradation to the device.
- 2. Maximum Output Current is controlled by effective impedance from V_{out} to Gnd or V_{out} to V_S in the application circuit.

Figure 1 shows a block diagram of the internal circuitry integrated on a pressure sensor chip.




Figure 1. Fully Integrated Pressure Sensor Schematic

On-chip Temperature Compensation and Calibration

Figure 2 illustrates the absolute sensing chip in the basic Super Small Outline chip carrier (Case 1317).

Figure 3 shows a typical application circuit (output source current operation).

Figure 4 shows the sensor output signal relative to pressure input. Typical minimum and maximum output curves are shown for operation over 0 to 85°C temperature range. The output will saturate outside of the rated pressure range.

A fluorosilicone gel isolates the die surface and wire bonds from the environment, while allowing the pressure signal to be transmitted to the silicon diaphragm. The MP3H6115A series pressure sensor operating characteristics, internal reliability and qualification tests are based on use of dry air as the pressure media. Media other than dry air may have adverse effects on sensor performance and long-term reliability. Contact the factory for information regarding media compatibility in your application.




Figure 2. Cross Sectional Diagram SSOP (not to scale)




Figure 3. Typical Application Circuit (Output Source Current Operation)





Figure 4. Output versus Absolute Pressure


Transfer Function (MP3H6115A)

Normal Transfer Value: $V_{OUT} = V_S x (0.009 x P - 0.095)$

± (Pressure Error x Temp. Factor x 0.009 x V_S)

 $V_S = 3.0 \pm 0.3 V_{DC}$





MINIMUM RECOMMENDED FOOTPRINT FOR SMALL AND SUPER SMALL PACKAGES

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor package must be the correct size to ensure proper solder connection interface between the board and the package. With the correct pad geometry, the packages will self-align when subjected to a

solder reflow process. It is always recommended to fabricate boards with a solder mask layer to avoid bridging and/or shorting between solder pads, especially on tight tolerances and/or tight layouts.






Figure 5. SSOP Footprint (Case 1317 and 1317A)






© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
TITLE:	TITLE: 8 I FAD		DOCUMENT NO: 98AR		REV: F
SSOP			CASE NUMBER	R: 1317–04	24 MAY 2005
			STANDARD: NO	N-JEDEC	•

PAGE 1 OF 3

CASE 1317-04 ISSUE F SUPER SMALL OUTLINE PACKAGE

MP3H6115A



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		MECHANICA	L OUTLINE	PRINT VERSION NOT TO SCALE	
TITLE:	8 IFAD		DOCUMENT NO): 98ARH99066A	REV: F
SSOP			CASE NUMBER	2: 1317–04	24 MAY 2005
			STANDARD: NO	N-JEDEC	

PAGE 2 OF 3

CASE 1317-04 ISSUE F SUPER SMALL OUTLINE PACKAGE

NOTES:

- 1. ALL DIMENSIONS IN INCHES.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.



DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSION SHALL NOT EXCEED .006 INCHES PER SIDE.

4. ALL VERTICAL SURFACES TO BE 5' MAXIMUM.




/5.\ DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE .008 INCHES MAXIMUM.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: 8 FAD	DOCUMENT NO	D: 98ARH99066A	REV: F
O LLAD	CASE NUMBER	R: 1317–04	24 MAY 2005
33UP	STANDARD: NO	ON-JEDEC	

PAGE 3 OF 3

CASE 1317-04 ISSUE F SUPER SMALL OUTLINE PACKAGE

MP3H6115A



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHANICA		L OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:		DOCUMENT NO	: 98ARH99089A	REV: D
8 LD, PORTED S	CASE NUMBER	: 1317A-04	26 OCT 2006	
	STANDARD: NO	N-JEDEC		

PAGE 1 OF 2

CASE 1317A-04 ISSUE D SUPER SMALL OUTLINE PACKAGE

NOTES:

- 1. ALL DIMENSIONS IN INCHES.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.
MOLD FLASH OR PROTRUSION SHALL NOT EXCEED .006 INCHES PER SIDE.

4. ALL VERTICAL SURFACES TO BE 5' MAXIMUM.



DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION.
ALLOWABLE DAMBAR PROTRUSION SHALL BE .008 INCHES MAXIMUM.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE	PRINT VERSION NO	OT TO SCALE
TITLE:	DOCUMENT NO): 98ARH99089A	REV: D
8 LD, PORTED SS	OP CASE NUMBER	R: 1317A-04	26 OCT 2006
	STANDARD: NO	N-JEDEC	

PAGE 2 OF 2

CASE 1317A-04 ISSUE D SUPER SMALL OUTLINE PACKAGE

MP3H6115A

How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2009. All rights reserved.

