# **SIEMENS**



C165 / C163

16-Bit CMOS Single-Chip Microcontrollers

http://www.siemens.de/

C165 Revision History:		Current Version: 10.96 Version 2.0		
Previous Version:		Version 1.0 (08.94) Target Specification Revision 1.3 (07.92)		
Page (in previous Version) Page (in current Version)		Subjects (major changes since last revision)		
		Integration of the C163		
Correction of the items published in the paper "Correct		Correction of the items published in the paper "Corrections C165"		

#### Edition 10.96

This edition was realized using the software system FrameMaker<sup>®</sup>.

Published by Siemens AG, Bereich Halbleiter, Marketing-Kommunikation, Balanstraße 73, 81541 München

© Siemens AG 1996. All Rights Reserved.

#### Attention please!

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

For questions on technology, delivery and prices please contact the Semiconductor Group Offices in Germany or the Siemens Companies and Representatives worldwide (see address list).

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Siemens Office, Semiconductor Group.

Siemens AG is an approved CECC manufacturer.

#### **Packing**

Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

# Components used in life-support devices or systems must be expressly authorized for such purpose!

Critical components<sup>1</sup> of the Semiconductor Group of Siemens AG, may only be used in life-support devices or systems<sup>2</sup> with the express written approval of the Semiconductor Group of Siemens AG.

- 1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.
- 2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.

# **SIEMENS**

	of Contents	Page
<b>1</b> 1.1 1.2 1.3	Introduction The Members of the 16-bit Microcontroller Family Summary of Basic Features Abbreviations	1-1 1-3
<b>2</b> 2.1	Architectural Overview	
2.1.1	High Instruction Bandwidth / Fast Execution	
2.1.2	Programmable Multiple Priority Interrupt System	
2.2 2.3	The On-chip System Resources	
2.3 2.4	Protected Bits	
3	Memory Organization	3-1
3.1	Internal ROM	
3.2	Internal RAM and SFR Area	
3.3 3.4	External Memory Space	
4	The Central Processing Unit (CPU)	
4.1	Instruction Pipelining	
4.1.1	Particular Pipeline Effects	
4.2	Bit-Handling and Bit-Protection	
4.3 4.4	Instruction State Times	
5	Interrupt and Trap Functions	
5.1	Interrupt System Structure	
5.1.1	Interrupt Control Registers	
5.2	Operation of the PEC Channels	
5.3 5.4	Prioritization of Interrupt and PEC Service Requests	
5.4 5.5	Saving the Status during Interrupt Service	
5.5.1	PEC Response Times	
5.6	External Interrupts	
5.7	Trap Functions	5-23
6	Parallel Ports	
6.1 6.1.1	PORTO	
6.1.1 6.2	Alternate Functions of PORT0	
6.2.1	Alternate Functions of PORT1	
6.3	Port 2	
6.3.1	Alternate Functions of Port 2	

	of Contents	Page
6.4 6.4.1 6.5 6.5.1 6.6 6.6.1 6.7	Port 3 Alternate Functions of Port 3 Port 4 Alternate Functions of Port 4 Port 5 Alternate Functions of Port 5 Port 6 Alternate Functions of Port 6	. 6-14 . 6-18 . 6-18 . 6-21 . 6-23
7	Dedicated Pins	7-1
8 8.1 8.2 8.3 8.4 8.5 8.6 8.7	The External Bus Interface  External Bus Modes  Programmable Bus Characteristics  READY Controlled Bus Cycles  Controlling the External Bus Controller  EBC Idle State  External Bus Arbitration  The XBUS Interface	8-2 . 8-10 . 8-15 . 8-16 . 8-24 . 8-25
9 9.1 9.1.1 9.1.2 9.1.3 9.2 9.2.1 9.2.2 9.2.3	The General Purpose Timer Units  Timer Block GPT1  GPT1 Core Timer T3  GPT1 Auxiliary Timers T2 and T4  Interrupt Control for GPT1 Timers  Timer Block GPT2  GPT2 Core Timer T6  GPT2 Auxiliary Timer T5  Interrupt Control for GPT2 Timers and CAPREL	9-1 9-3 9-8 9-15 9-16 9-23
10 10.1 10.2 10.3 10.4 10.5	The Asynchronous/Synchr. Serial Interface  Asynchronous Operation  Synchronous Operation  Hardware Error Detection Capabilities  ASC0 Baud Rate Generation  ASC0 Interrupt Control	. 10-4 . 10-8 10-10 10-10
11.1 11.2 11.3 11.4 11.5	The High-Speed Synchronous Serial Interface Full-Duplex Operation Half Duplex Operation Baud Rate Generation Error Detection Mechanisms SSC Interrupt Control	. 11-6 . 11-8 11-10 11-12
12	The Synchronous Serial Port	. 12-1

Table o	of Contents	Page
12.1 12.2 12.2.1 12.2.2 12.3 12.4	Initialization Initialization of a Transfer Clock Options Continuous Transfers SSP Interrupt Generation and Control Port Control	12-4 12-6 12-7 12-8
13	The Watchdog Timer (WDT)	13-1
14	The Bootstrap Loader	14-1
15	System Reset	15-1
<b>16</b> 16.1 16.2 16.3	Power Reduction Modes  Idle Mode  Power Down Mode  Status of Output Pins during Idle and Power Down Mode	16-1 16-3
17 17.1 17.2 17.3 17.4 17.5 17.6 17.7 17.8 17.9 17.10	System Programming Stack Operations Register Banking Procedure Call Entry and Exit Table Searching Peripheral Control and Interface Floating Point Support Trap/Interrupt Entry and Exit Unseparable Instruction Sequences Overriding the DPP Addressing Mechanism Handling the Internal ROM Pits, Traps and Mines	17-4 17-8 17-11 17-11 17-12 17-12 17-13
18 18.1 18.2 18.3 18.4	The Register Set  CPU General Purpose Registers (GPRs)  Special Function Registers ordered by Name  Registers ordered by Address  Special Notes	18-2 18-4 18-8
19	Instruction Set Summary	19-1
20	Device Specification	20-1
21	Keyword Index	21-1

#### 1 Introduction

The rapidly growing area of embedded control applications is representing one of the most time-critical operating environments for today's microcontrollers. Complex control algorithms have to be processed based on a large number of digital as well as analog input signals, and the appropriate output signals must be generated within a defined maximum response time. Embedded control applications also are often sensitive to board space, power consumption, and overall system cost.

Embedded control applications therefore require microcontrollers, which...

- offer a high level of system integration
- eliminate the need for additional peripheral devices and the associated software overhead
- provide system security and fail-safe mechanisms.

With the increasing complexity of embedded control applications, a significant increase in CPU performance and peripheral functionality over conventional 8-bit controllers is required from microcontrollers for high-end embedded control systems. In order to achieve this high performance goal Siemens has decided to develop its family of 16-bit CMOS microcontrollers without the constraints of backward compatibility.

Of course the architecture of the 16-bit microcontroller family pursues successfull hardware and software concepts, which have been established in Siemens's popular 8-bit controller families.

### 1.1 The Members of the 16-bit Microcontroller Family

The microcontrollers of the Siemens 16-bit family have been designed to meet the high performance requirements of real-time embedded control applications. The architecture of this family has been optimized for high instruction throughput and minimum response time to external stimuli (interrupts). Intelligent peripheral subsystems have been integrated to reduce the need for CPU intervention to a minimum extent. This also minimizes the need for communication via the external bus interface. The high flexibility of this architecture allows to serve the diverse and varying needs of different application areas such as automotive, industrial control, or data communications.

The core of the 16-bit family has been developped with a modular family concept in mind. All family members execute an efficient control-optimized instruction set (additional instructions for members of the second generation). This allows an easy and quick implementation of new family members with different internal memory sizes and technologies, different sets of on-chip peripherals and/or different numbers of IO pins.

The XBUS concept opens a straight forward path for the integration of application specific peripheral modules in addition to the standard on-chip peripherals in order to build application specific derivatives.

As programs for embedded control applications become larger, high level languages are favoured by programmers, because high level language programs are easier to write, to debug and to maintain.

The 80C166-type microcontrollers were the **first generation** of the 16-bit controller family. These devices have established the C166 architecture.

The C165-type and C167-type devices are members of the **second generation** of this family. This second generation is even more powerful due to additional instructions for HLL support, an increased address space, increased internal RAM and highly efficient management of various resources on the external bus.

Utilizing integration to design efficient systems may require the integration of application specific peripherals to boost system performance, while minimizing the part count. These efforts are supported by the so-called XBUS, defined for the Siemens 16-bit microcontrollers (second generation). This XBUS is an internal representation of the external bus interface that opens and simplifies the integration of peripherals by standardizing the required interface. One representative taking advantage of this technology is the integrated CAN module that is offered by some devices.

The C165-type devices are reduced versions of the C167 which provide a smaller package and reduced power consumption at the expense of the A/D converter, the CAPCOM units and the PWM module.

A variety of different versions is provided which offer mask-programmable ROM, Flash memory or no non-volatile memory at all. Also there are devices with specific functional units.

The devices may be offered in different packages, temperature ranges and speed classes.

More standard and application-specific derivatives are planned and in development.

Information about specific versions and derivatives will be made available with the devices themselves. Contact your Siemens representative for up-to-date material.

**Note:** As the architecture and the basic features (ie. CPU core and built in peripherals) are identical for most of the currently offered versions of the C165/C163, the descriptions within this manual that refer to the "C165/C163" also apply to the other variations, unless otherwise noted.

Especially those parts which refer exclusively to the C165 or the C163 are marked.

# 1.2 Summary of Basic Features

The C165/C163 is an improved representative of the Siemens family of full featured 16-bit single-chip CMOS microcontrollers. It combines high CPU performance (up to 10 million instructions per second) with high peripheral functionality.

Several key features contribute to the high performance of the C165/C163.

# High Performance 16-Bit CPU With Four-Stage Pipeline

- 100 ns minimum instruction cycle time, with most instructions executed in 1 cycle
- 500 ns multiplication (16-bit \*16-bit), 1 μs division (32-bit/16-bit)
- Multiple high bandwidth internal data buses
- Register based design with multiple variable register banks
- Single cycle context switching support
- 16 MBytes linear address space for code and data (von Neumann architecture)
- System stack cache support with automatic stack overflow/underflow detection

# **Control Oriented Instruction Set with High Efficiency**

- Bit, byte, and word data types
- Flexible and efficient addressing modes for high code density
- Enhanced boolean bit manipulation with direct addressability of 4 Kbits for peripheral control and user defined flags
- Hardware traps to identify exception conditions during runtime
- HLL support for semaphore operations and efficient data access

#### **Integrated On-chip Memory**

- Internal RAM for variables, register banks, system stack and code
   (2 KByte on the C165, 1 KByte on the C163)
- Internal Mask ROM or Flash memory (not for romless devices)

#### **External Bus Interface**

- Multiplexed or demultiplexed bus configurations
- Segmentation capability and chip select signal generation
- 8-bit or 16-bit data bus
- Bus cycle characteristics selectable for five programmable address areas

# 16-Priority-Level Interrupt System

- 28/20 interrupt nodes (C165/C163) with separate interrupt vectors
- 300/500 ns typical/maximum interrupt latency in case of internal program execution
- Fast external interrupts

# 8-Channel Peripheral Event Controller (PEC)

- Interrupt driven single cycle data transfer
- Transfer count option (standard CPU interrupt after a programmable number of PEC transfers)
- Eliminates overhead of saving and restoring system state for interrupt requests

# **Intelligent On-chip Peripheral Subsystems**

- 2 Multifunctional General Purpose Timer Units
   GPT1: three 16-bit timers/ counters, 400 ns maximum resolution
   GPT2: two 16-bit timers/counters, 200 ns maximum resolution
- Asynchronous/Synchronous Serial Channel (USART)
  with baud rate generator, parity, framing, and overrun error detection
- High Speed Synchronous Serial Channel programmable data length and shift direction
- Watchdog Timer with programmable time intervals
- Bootstrap Loader for flexible system initialization (C165 only)

# 77 IO Lines With Individual Bit Addressability

- Tri-stated in input mode
- Push/pull or open drain output mode

#### **Different Temperature Ranges**

• 0 to +70 °C, -40 to +85 °C, -40 to +110 °C

#### **Siemens CMOS Process**

• Low Power CMOS Technology, including power saving Idle and Power Down modes

# 100-Pin Plastic Quad Flat Pack (PQFP) Packages

- P-MQFP, 14\*20 mm body, 0.65 mm (25.6 mil) lead spacing, surface mount technology
- P-TQFP, 14\*14 mm body, 0.5 mm (19.7 mil) lead spacing, surface mount technology

# **Complete Development Support**

A variety of software and hardware development tools for the Siemens family of 16-bit microcontrollers is available from experienced international tool suppliers. The high quality and reliability of these tools is already proven in many applications and by many users. The tool environment for the Siemens 16-bit microcontrollers includes the following tools:

- Compilers (C, MODULA2, FORTH)
- Macro-Assemblers, Linkers, Locaters, Library Managers, Format-Converters
- Architectural Simulators
- HLL debuggers
- Real-Time operating systems
- VHDL chip models
- In-Circuit Emulators (based on bondout or standard chips)
- Plug-In emulators
- Emulation and Clip-Over adapters, production sockets
- Logic Analyzer disassemblers
- Evaluation Boards with monitor programs
- Industrial boards (also for CAN, FUZZY, PROFIBUS, FORTH applications)
- Network driver software (CAN, PROFIBUS)

# **SIEMENS**

#### 1.3 Abbreviations

The following acronyms and termini are used within this document:

ALE..... Address Latch Enable

ALU..... Arithmetic and Logic Unit

ASC ..... Asynchronous/synchronous Serial Controller

CAN ..... Controller Area Network (License Bosch)

CISC . . . . . Complex Instruction Set Computing

CMOS..... Complementary Metal Oxide Silicon

CPU ..... Central Processing Unit

EBC ..... External Bus Controller

ESFR ..... Extended Special Function Register

Flash..... Non-volatile memory that may be electrically erased

GPR ..... General Purpose Register

GPT ..... General Purpose Timer unit

HLL.... High Level Language

IO . . . . . . . . Input / Output

PEC ..... Peripheral Event Controller

PLA..... Programmable Logic Array

PLL . . . . . . Phase Locked Loop

RAM ..... Random Access Memory

RISC . . . . . Reduced Instruction Set Computing

ROM . . . . . . Read Only Memory

SFR..... Special Function Register

SSC ..... Synchronous Serial Controller

SSP..... Synchronous Serial Port

XBUS ..... Internal representation of the External Bus

#### 2 Architectural Overview

The architecture of the C165/C163 combines the advantages of both RISC and CISC processors in a very well-balanced way. The sum of the features which are combined result in a high performance microcontroller, which is the right choice not only for today's applications, but also for future engineering challenges. The C165/C163 not only integrates a powerful CPU core and a set of peripheral units into one chip, but also connects the units in a very efficient way. One of the four buses used concurrently on the C165/C163 is the XBUS, an internal representation of the external bus interface. This bus provides a standardized method of integrating application-specific peripherals to produce derivates of the standard C165/C163.




Figure 2-1 C165/C163 Functional Block Diagram

# 2.1 Basic CPU Concepts and Optimizations

The main core of the CPU consists of a 4-stage instruction pipeline, a 16-bit arithmetic and logic unit (ALU) and dedicated SFRs. Additional hardware is provided for a separate multiply and divide unit, a bit-mask generator and a barrel shifter.




Figure 2-2 CPU Block Diagram

To meet the demand for greater performance and flexibility, a number of areas has been optimized in the processor core. Functional blocks in the CPU core are controlled by signals from the instruction decode logic. These are summarized below, and described in detail in the following sections:

- 1) High Instruction Bandwidth / Fast Execution
- 2) High Function 8-bit and 16-bit Arithmetic and Logic Unit
- 3) Extended Bit Processing and Peripheral Control
- 4) High Performance Branch-, Call-, and Loop Processing
- 5) Consistent and Optimized Instruction Formats
- 6) Programmable Multiple Priority Interrupt Structure

# **High Instruction Bandwidth / Fast Execution**

Based on the hardware provisions, most of the C165/C163's instructions can be exected in just one machine cycle, which requires 100 ns at 20 MHz CPU clock. For example, shift and rotate instructions are always processed within one machine cycle, independent of the number of bits to be shifted.

Branch-, multiply- and divide instructions normally take more than one machine cycle. These instructions, however, have also been optimized. For example, branch instructions only require an additional machine cycle, when a branch is taken, and most branches taken in loops require no additional machine cycles at all, due to the so-called 'Jump Cache'.

A 32-bit / 16-bit division takes 1μs, a 16-bit \* 16-bit multiplication takes 0.5 μs.

The instruction cycle time has been dramatically reduced through the use of instruction pipelining. This technique allows the core CPU to process portions of multiple sequential instruction stages in parallel. The following four stage pipeline provides the optimum balancing for the CPU core:

**FETCH:** In this stage, an instruction is fetched from the internal ROM or RAM or from the external memory, based on the current IP value.

**DECODE:** In this stage, the previously fetched instruction is decoded and the required operands are fetched.

**EXECUTE:** In this stage, the specified operation is performed on the previously fetched operands.

**WRITE BACK:** In this stage, the result is written to the specified location.

If this technique were not used, each instruction would require four machine cycles. This increased performance allows a greater number of tasks and interrupts to be processed.

#### **Instruction Decoder**

Instruction decoding is primarily generated from PLA outputs based on the selected opcode. No microcode is used and each pipeline stage receives control signals staged in control registers from the decode stage PLAs. Pipeline holds are primarily caused by wait states for external memory accesses and cause the holding of signals in the control registers. Multiple-cycle instructions are performed through instruction injection and simple internal state machines which modify required control signals.

#### High Function 8-bit and 16-bit Arithmetic and Logic Unit

All standard arithmetic and logical operations are performed in a 16-bit ALU. In addition, for byte operations, signals are provided from bits six and seven of the ALU result to correctly set the condition flags. Multiple precision arithmetic is provided through a 'CARRY-IN' signal to the ALU from previously calculated portions of the desired operation. Most internal execution blocks have been optimized to perform operations on either 8-bit or 16-bit quantities. Once the pipeline has been filled, one instruction is completed per machine cycle, except for multiply and divide. An advanced Booth algorithm has been incorporated to allow four bits to be multiplied and two bits to be divided per machine cycle. Thus, these operations use two coupled 16-bit registers, MDL and MDH, and require four and nine machine cycles, respectively, to perform a 16-bit by 16-bit (or 32-bit by 16-bit) calculation plus one machine cycle to setup and adjust the operands and the result. Even these

longer multiply and divide instructions can be interrupted during their execution to allow for very fast interrupt response. Instructions have also been provided to allow byte packing in memory while providing sign extension of bytes for word wide arithmetic operations. The internal bus structure also allows transfers of bytes or words to or from peripherals based on the peripheral requirements.

A set of consistent flags is automatically updated in the PSW after each arithmetic, logical, shift, or movement operation. These flags allow branching on specific conditions. Support for both signed and unsigned arithmetic is provided through user-specifiable branch tests. These flags are also preserved automatically by the CPU upon entry into an interrupt or trap routine. All targets for branch calculations are also computed in the central ALU.

A 16-bit barrel shifter provides multiple bit shifts in a single cycle. Rotates and arithmetic shifts are also supported.

#### **Extended Bit Processing and Peripheral Control**

A large number of instructions has been dedicated to bit processing. These instructions provide efficient control and testing of peripherals while enhancing data manipulation. Unlike other microcontrollers, these instructions provide direct access to two operands in the bit-addressable space without requiring to move them into temporary flags.

The same logical instructions available for words and bytes are also supported for bits. This allows the user to compare and modify a control bit for a peripheral in one instruction. Multiple bit shift instructions have been included to avoid long instruction streams of single bit shift operations. These are also performed in a single machine cycle.

In addition, bit field instructions have been provided, which allow the modification of multiple bits from one operand in a single instruction.

#### High Performance Branch-, Call-, and Loop Processing

Due to the high percentage of branching in controller applications, branch instructions have been optimized to require one extra machine cycle only when a branch is taken. This is implemented by precalculating the target address while decoding the instruction. To decrease loop execution overhead, three enhancements have been provided:

- The first solution provides single cycle branch execution after the first iteration of a loop. Thus, only one machine cycle is lost during the execution of the entire loop. In loops which fall through upon completion, no machine cycles are lost when exiting the loop. No special instructions are required to perform loops, and loops are automatically detected during execution of branch instructions.
- The second loop enhancement allows the detection of the end of a table and avoids the use of two compare instructions embedded in loops. One simply places the lowest negative number at the end of the specific table, and specifies branching if neither this value nor the compared value have been found. Otherwise the loop is terminated if either condition has been met. The terminating condition can then be tested.
- The third loop enhancement provides a more flexible solution than the Decrement and Skip on Zero instruction which is found in other microcontrollers. Through the use of Compare and Increment or Decrement instructions, the user can make comparisons to any value. This allows loop counters to cover any range. This is particularly advantageous in table searching.

Saving of system state is automatically performed on the internal system stack avoiding the use of instructions to preserve state upon entry and exit of interrupt or trap routines. Call instructions push the value of the IP on the system stack, and require the same execution time as branch instructions.

Instructions have also been provided to support indirect branch and call instructions. This supports implementation of multiple CASE statement branching in assembler macros and high level languages.

#### **Consistent and Optimized Instruction Formats**

To obtain optimum performance in a pipelined design, an instruction set has been designed which incorporates concepts from Reduced Instruction Set Computing (RISC). These concepts primarily allow fast decoding of the instructions and operands while reducing pipeline holds. These concepts, however, do not preclude the use of complex instructions, which are required by microcontroller users. The following goals were used to design the instruction set:

- Provide powerful instructions to perform operations which currently require sequences of instructions and are frequently used. Avoid transfer into and out of temporary registers such as accumulators and carry bits. Perform tasks in parallel such as saving state upon entry into interrupt routines or subroutines.
- 2) Avoid complex encoding schemes by placing operands in consistent fields for each instruction. Also avoid complex addressing modes which are not frequently used. This decreases the instruction decode time while also simplifying the development of compilers and assemblers.
- 3) Provide most frequently used instructions with one-word instruction formats. All other instructions are placed into two-word formats. This allows all instructions to be placed on word boundaries, which alleviates the need for complex alignment hardware. It also has the benefit of increasing the range for relative branching instructions.

The high performance offered by the hardware implementation of the CPU can efficiently be utilized by a programmer via the highly functional C165/C163 instruction set which includes the following instruction classes:

- Arithmetic Instructions
- Logical Instructions
- Boolean Bit Manipulation Instructions
- Compare and Loop Control Instructions
- Shift and Rotate Instructions
- Prioritize Instruction
- Data Movement Instructions
- System Stack Instructions
- Jump and Call Instructions
- Return Instructions
- System Control Instructions
- Miscellaneous Instructions

Possible operand types are bits, bytes and words. Specific instruction support the conversion (extension) of bytes to words. A variety of direct, indirect or immediate addressing modes are provided to specify the required operands.

# **Programmable Multiple Priority Interrupt System**

The following enhancements have been included to allow processing of a large number of interrupt sources:

- 1) Peripheral Event Controller (PEC): This processor is used to off-load many interrupt requests from the CPU. It avoids the overhead of entering and exiting interrupt or trap routines by performing single-cycle interrupt-driven byte or word data transfers between any two locations in segment 0 with an optional increment of either the PEC source or the destination pointer. Just one cycle is 'stolen' from the current CPU activity to perform a PEC service.
- 2) Multiple Priority Interrupt Controller: This controller allows all interrupts to be placed at any specified priority. Interrupts may also be grouped, which provides the user with the ability to prevent similar priority tasks from interrupting each other. For each of the possible interrupt sources there is a separate control register, which contains an interrupt request flag, an interrupt enable flag and an interrupt priority bitfield. Once having been accepted by the CPU, an interrupt service can only be interrupted by a higher prioritized service request. For standard interrupt processing, each of the possible interrupt sources has a dedicated vector location.
- 3) Multiple Register Banks: This feature allows the user to specify up to sixteen general purpose registers located anywhere in the internal RAM. A single one-machine-cycle instruction allows to switch register banks from one task to another.
- 4) Interruptable Multiple Cycle Instructions: Reduced interrupt latency is provided by allowing multiple-cycle instructions (multiply, divide) to be interruptable.

With an interrupt response time within a range from just 250 ns to 500 ns (in case of internal program execution), the C165/C163 is capable of reacting very fast on non-deterministic events.

Its fast external interrupt inputs are sampled every 50 ns and allow to recognize even very short external signals.

The C165/C163 also provides an excellent mechanism to identify and to process exceptions or error conditions that arise during run-time, so called 'Hardware Traps'. Hardware traps cause an immediate non-maskable system reaction which is similiar to a standard interrupt service (branching to a dedicated vector table location). The occurrence of a hardware trap is additionally signified by an individual bit in the trap flag register (TFR). Except for another higher prioritized trap service being in progress, a hardware trap will interrupt any current program execution. In turn, hardware trap services can normally not be interrupted by standard or PEC interrupts.

Software interrupts are supported by means of the 'TRAP' instruction in combination with an individual trap (interrupt) number.

# 2.2 The On-chip System Resources

The C165/C163 controllers provide a number of powerful system resources designed around the CPU. The combination of CPU and these resources results in the high performance of the members of this controller family.

# Peripheral Event Controller (PEC) and Interrupt Control

The Peripheral Event Controller allows to respond to an interrupt request with a single data transfer (word or byte) which only consumes one instruction cycle and does not require to save and restore the machine status. Each interrupt source is prioritized every machine cycle in the interrupt control block. If PEC service is selected, a PEC transfer is started. If CPU interrupt service is requested, the current CPU priority level stored in the PSW register is tested to determine whether a higher priority interrupt is currently being serviced. When an interrupt is acknowledged, the current state of the machine is saved on the internal system stack and the CPU branches to the system specific vector for the peripheral.

The PEC contains a set of SFRs which store the count value and control bits for eight data transfer channels. In addition, the PEC uses a dedicated area of RAM which contains the source and destination addresses. The PEC is controlled similar to any other peripheral through SFRs containing the desired configuration of each channel.

An individual PEC transfer counter is implicitly decremented for each PEC service except forming in the continuous transfer mode. When this counter reaches zero, a standard interrupt is performed to the vector location related to the corresponding source. PEC services are very well suited, for example, to move register contents to/from a memory table. The C165/C163 has 8 PEC channels each of which offers such fast interrupt-driven data transfer capabilities.

#### **Memory Areas**

The memory space of the C165/C163 is configured in a Von Neumann architecture which means that code memory, data memory, registers and IO ports are organized within the same linear address space which covers up to 16 MBytes. The entire memory space can be accessed bytewise or wordwise. Particular portions of the on-chip memory have additionally been made directly bit addressable.

A 16-bit wide internal RAM (IRAM) provides fast access to General Purpose Registers (GPRs), user data (variables) and system stack. The internal RAM may also be used for code. A unique decoding scheme provides flexible user register banks in the internal memory while optimizing the remaining RAM for user data.

The size of the internal RAM is ...

- ... 2 KByte for the C165,
- ... 1 KByte for the C163.

The CPU disposes of an actual register context consisting of up to 16 wordwide and/or bytewide GPRs, which are physically located within the on-chip RAM area. A Context Pointer (CP) register determines the base address of the active register bank to be accessed by the CPU at a time. The number of register banks is only restricted by the available internal RAM space. For easy parameter passing, a register bank may overlap others.

A system stack of up to 1024 words is provided as a storage for temporary data. The system stack is also located within the on-chip RAM area, and it is accessed by the CPU via the stack pointer (SP) register. Two separate SFRs, STKOV and STKUN, are implicitly compared against the stack pointer value upon each stack access for the detection of a stack overflow or underflow.

Hardware detection of the selected memory space is placed at the internal memory decoders and allows the user to specify any address directly or indirectly and obtain the desired data without using temporary registers or special instructions.

**An optional internal ROM** provides for both code and constant data storage. This memory area is connected to the CPU via a 32-bit-wide bus. Thus, an entire double-word instruction can be fetched in just one machine cycle. Program execution from the on-chip ROM is the fastest of all possible alternatives.

**For Special Function Registers** 1024 Bytes of the address space are reserved. The standard Special Function Register area (SFR) uses 512 bytes, while the Extended Special Function Register area (ESFR) uses the other 512 bytes. (E)SFRs are wordwide registers which are used for controlling and monitoring functions of the different on-chip units. Unused (E)SFR addresses are reserved for future members of the C165/C163 family with enhanced functionality.

#### **External Bus Interface**

In order to meet the needs of designs where more memory is required than is provided on chip, up to 16 MBytes of external RAM and/or ROM can be connected to the microcontroller via its external bus interface. The integrated External Bus Controller (EBC) allows to access external memory and/or peripheral resources in a very flexible way. For up to five address areas the bus mode (multiplexed / demultiplexed), the data bus width (8-bit / 16-bit) and even the length of a bus cycle (waitstates, signal delays) can be selected independently. This allows to access a variety of memory and peripheral components directly and with maximum efficiency. If the device does not run in Single Chip Mode, where no external memory is required, the EBC can control external accesses in one of the following four different external access modes:

- 16-/18-/20-/24-bit Addresses, 16-bit Data, Demultiplexed
- 16-/18-/20-/24-bit Addresses, 8-bit Data, Demultiplexed
- 16-/18-/20-/24-bit Addresses, 16-bit Data, Multiplexed
- 16-/18-/20-/24-bit Addresses, 8-bit Data, Multiplexed

The demultiplexed bus modes use PORT1 for addresses and PORT0 for data input/output. The multiplexed bus modes use PORT0 for both addresses and data input/output. All modes use Port 4 for the upper address lines (A16...) if selected.

Important timing characteristics of the external bus interface (waitstates, ALE length and Read/ Write Delay) have been made programmable to allow the user the adaption of a wide range of different types of memories and/or peripherals. Access to very slow memories or peripherals is supported via a particular 'Ready' function.

For applications which require less than 64 KBytes of address space, a non-segmented memory model can be selected, where all locations can be addressed by 16 bits, and thus Port 4 is not needed as an output for the upper address bits (A23/A19/A17...A16), as is the case when using the segmented memory model.

**The on-chip XBUS** is an internal representation of the external bus and allows to access integrated application-specific peripherals/modules in the same way as external components. It provides a defined interface for these customized peripherals.

The on-chip SSP module of the C163 is an example for these X-Peripherals.

#### **Clock Generator**

The on-chip clock generator provides the C165/C163 with its basic clock signal that controls all activities of the controller hardware. Its oscillator can either run with an external crystal and appropriate oscillator circuitry (see also recommendations in chapter "Dedicated Pins") or it can be driven by an external oscillator. The oscillator either directly feeds the external clock signal to the controller hardware (through buffers, of course), divides the external clock frequency by 2, or feeds an on-chip phase locked loop (PLL) which multiplies the input frequency by a selectable factor **F** (C163 only, F depending on the device mode). This resulting internal clock signal is also referred to as "CPU clock". Two separated clock signals are generated for the CPU itself and the peripheral part of the chip. While the CPU clock is stopped during the idle mode, the peripheral clock keeps running. Both clocks are switched off, when the power down mode is entered.

The on-chip PLL circuit allows operation of the C163 on a low frequency external clock while still providing maximum performance. The PLL multiplies the external clock frequency by a selectable factor of 1:**F** and generates a CPU clock signal with 50% duty cycle. The PLL also provides fail safe mechanisms which allow the detection of frequency deviations and the execution of emergency actions in case of an external clock failure.




Figure 2-3 Clock Generation Block Diagram C163

**Note:** The on-chip PLL is provided on the C163 only. The C165 provides direct drive or 2:1 prescaler operation.




Figure 2-4 Clock Generation Block Diagram C165

### C165/C163 Clock Generation Modes

Reset Config.	С	163	C165	
P0.15-13 (P0H.7-5)	CPU Frequency $f_{CPU} = f_{XTAL} * F$	External Clock Input Range <sup>1)</sup>	CPU Frequency	External Clock Input Range
1 1 1	f <sub>XTAL</sub> * 4 <sup>2)</sup>	2.5 to 6.25 MHz	$f_{\rm XTAL}$ / 2 $^{2)(3)}$	2 to 50 MHz
1 1 0	$f_{XTAL}$ * 3	3.33 to 8.33 MHz		
1 0 1	$f_{XTAL}$ * 2	5 to 12.5 MHz		
1 0 0	$f_{XTAL}$ * 5	2 to 5 MHz		
0 1 1	$f_{XTAL}$ * 1 <sup>4)</sup>	1 to 25 MHz <sup>4)</sup>	$f_{\rm XTAL}$ * 1 <sup>4)</sup>	1 to 25 MHz <sup>4)</sup>
0 1 0	f <sub>XTAL</sub> * 1.5	6.66 to 16.6 MHz		
0 0 1	$f_{\rm XTAL}$ / 2 $^{3)}$	2 to 50 MHz		
0 0 0	f <sub>XTAL</sub> * 2.5	4 to 10 MHz		

- 1) The external clock input range refers to a CPU clock range of 10...25 MHz.
- 2) Default configuration after reset.
- 3) Prescaler operation.
- Direct drive: the maximum frequency depends on the duty cycle of the external clock signal. In emulation mode pin P0.15 (P0H.7) is inverted, ie. the configuration '111' would select direct drive in emulation mode.

# PLL Operation (C163 only)

On power-up the PLL provides a stable clock signal within ca. 1 ms after  $V_{CC}$  has reached 5V±10%, even if there is no external clock signal (in this case the PLL will run on its basic frequency of 2...5 MHz). The PLL starts synchronizing with the external clock signal as soon as it is available. Within ca. 1 ms after stable oscillations of the external clock within the specified frequency range the PLL will be synchronous with this clock at a frequency of  $\mathbf{F} * f_{OSC}$ , ie. the PLL locks to the external clock.

**Note:** If the C163 is required to operate on the desired CPU clock directly after reset make sure that RSTIN remains active until the PLL has locked (ca. 1 ms).

When PLL operation is selected the CPU clock is a selectable multiple of the oscillator frequency, ie. the input frequency. The table above lists the possible selections.

The PLL constantly synchronizes to the external clock signal. Due to the fact that the external frequency is 1/**F**'th of the PLL output frequency the output frequency may be slightly higher or lower than the desired frequency. This jitter is irrelevant for longer time periods. For short periods (1...4 CPU clock cycles) it remains below 4%.

When the PLL detects a missing input clock signal it generates an interrupt request. This warning interrupt indicates that the PLL frequency is no more locked, ie. no more stable. This occurs when the input clock is unstable and especially when the input clock fails completely, eg. due to a broken crystal. In this case the synchronization mechanism will reduce the PLL output frequency down to the PLL's basic frequency (2...5 MHz). The basic frequency is still generated and allows the CPU to execute emergency actions in case of a loss of the external clock.

### **Prescaler Operation**

When pins P0.15-13 (P0H.7-5) equal '001' (C163) during reset ('1XX' on the C165) the CPU clock is derived from the internal oscillator (input clock signal) by a 2:1 prescaler.

The frequency of  $f_{CPU}$  is half the frequency of  $f_{XTAL}$  and the high and low time of  $f_{CPU}$  (ie. the duration of an individual TCL) is defined by the period of the input clock  $f_{XTAL}$ .

The timings listed in the "AC Characteristics" of the data sheet that refer to TCLs therefore can be calculated using the period of  $f_{XTAL}$  for any TCL.

#### **Direct Drive**

When pins P0.15-13 (P0H.7-5) equal '011' (C163) during reset ('0XX' on the C165) the clock system is directly driven from the internal oscillator with the input clock signal, ie.  $f_{OSC} = f_{CPU}$ .

The maximum input clock frequency depends on the clock signal's duty cycle, because the minimum values for the clock phases (TCLs) must be respected.

# **Oscillator Watchdog**

The C163 provides an Oscillator Watchdog (OWD) which monitors the clock signal generated by the on-chip oscillator (either with a crystal or via external clock drive) in prescaler or direct drive mode. For this operation the PLL provides a clock signal which is used to supervise transitions on the oscillator clock. This PLL clock is independent from the XTAL1 clock. When the expected oscillator clock transitions are missing the OWD activates the PLL Unlock / OWD interrupt node and supplies the CPU with the PLL clock signal. Under these circumstances the PLL will oscillate with its basic frequency.

The OWD's interrupt output can be disabled by a low level on pin OWE. In this case no oscillator watchdog interrupt request is generated and the CPU clock signal is derived from the oscillator clock in any case.

**Note:** The CPU clock source is only switched back to the oscillator clock after a hardware reset.

# 2.3 The On-chip Peripheral Blocks

The C165/C163 family clearly separates peripherals from the core. This structure permits the maximum number of operations to be performed in parallel and allows peripherals to be added or deleted from family members without modifications to the core. Each functional block processes data independently and communicates information over common buses. Peripherals are controlled by data written to the respective Special Function Registers (SFRs). These SFRs are located either within the standard SFR area (00'FE00<sub>H</sub>...00'FFFF<sub>H</sub>) or within the extended ESFR area (00'F000<sub>H</sub>...00'F1FF<sub>H</sub>).

These built in peripherals either allow the CPU to interface with the external world, or provide functions on-chip that otherwise were to be added externally in the respective system.

The C165/C163 peripherals are:

- Two General Purpose Timer Blocks (GPT1 and GPT2)
- An Asynchronous/Synchronous Serial Interface (ASC0)
- A High-Speed Synchronous Serial Interface (SSC in the C165, SSP in the C163)
- A Watchdog Timer
- Seven IO ports with a total of 77 IO lines

Each peripheral also contains a set of Special Function Registers (SFRs), which control the functionality of the peripheral and temporarily store intermediate data results. Each peripheral has an associated set of status flags. Individually selected clock signals are generated for each peripheral from binary multiples of the CPU clock.

### **Peripheral Interfaces**

The on-chip peripherals generally have two different types of interfaces, an interface to the CPU and an interface to external hardware. Communication between CPU and peripherals is performed through Special Function Registers (SFRs) and interrupts. The SFRs serve as control/status and data registers for the peripherals. Interrupt requests are generated by the peripherals based on specific events which occur during their operation (eg. operation complete, error, etc.).

For interfacing with external hardware, specific pins of the parallel ports are used, when an input or output function has been selected for a peripheral. During this time, the port pins are controlled by the peripheral (when used as outputs) or by the external hardware which controls the peripheral (when used as inputs). This is called the 'alternate (input or output) function' of a port pin, in contrast to its function as a general purpose IO pin.

#### **Peripheral Timing**

Internal operation of CPU and peripherals is based on the CPU clock (f<sub>CPU</sub>). The on-chip oscillator derives the CPU clock from the crystal or from the external clock signal. The clock signal which is gated to the peripherals is independent from the clock signal which feeds the CPU. During Idle mode the CPU's clock is stopped while the peripherals continue their operation. Peripheral SFRs may be accessed by the CPU once per state. When an SFR is written to by software in the same state where it is also to be modified by the peripheral, the software write operation has priority. Further details on peripheral timing are included in the specific sections about each peripheral.

# **Programming Hints**

#### **Access to SFRs**

All SFRs reside in data page 3 of the memory space. The following addressing mechanisms allow to access the SFRs:

- indirect or direct addressing with **16-bit (mem) addresses** it must be guaranteed that the used data page pointer (DPP0...DPP3) selects data page 3.
- accesses via the Peripheral Event Controller (**PEC**) use the SRCPx and DSTPx pointers instead of the data page pointers.
- **short 8-bit (reg) addresses** to the standard SFR area do not use the data page pointers but directly access the registers within this 512 Byte area.
- **short 8-bit (reg) addresses** to the extended **ESFR** area require switching to the 512 Byte extended SFR area. This is done via the EXTension instructions EXTR, EXTP(R), EXTS(R).

**Byte write operations** to word wide SFRs via indirect or direct 16-bit (mem) addressing or byte transfers via the PEC force zeros in the non-addressed byte. Byte write operations via short 8-bit (reg) addressing can only access the low byte of an SFR and force zeros in the high byte. It is therefore recommended, to use the bit field instructions (BFLDL and BFLDH) to write to any number of bits in either byte of an SFR without disturbing the non-addressed byte and the unselected bits.

#### **Reserved Bits**

Some of the bits which are contained in the C165/C163's SFRs are marked as 'Reserved'. User software should never write '1's to reserved bits. These bits are currently not implemented and may be used in future products to invoke new functions. In this case, the active state for these functions will be '1', and the inactive state will be '0'. Therefore writing only '0's to reserved locations provides portability of the current software to future devices. Read accesses to reserved bits return '0's.

# **Parallel Ports**

The C165/C163 provides up to 77 IO lines which are organized into six input/output ports and one input port. All port lines are bit-addressable, and all input/output lines are individually (bit-wise) programmable as inputs or outputs via direction registers. The IO ports are true bidirectional ports which are switched to high impedance state when configured as inputs. The output drivers of three IO ports can be configured (pin by pin) for push/pull operation or open-drain operation via control registers. During the internal reset, all port pins are configured as inputs.

All port lines have programmable alternate input or output functions associated with them. PORTO and PORT1 may be used as address and data lines when accessing external memory, while Port 4 outputs the additional segment address bits A23/19/17...A16 in systems where segmentation is used to access more than 64 KBytes of memory. Port 6 provides optional bus arbitration signals (BREQ, HLDA, HOLD) and chip select signals. Port 2 accepts the fast external interrupt inputs. Port 3 includes alternate functions of timers, serial interfaces, the optional bus control signal BHE and the system clock output (CLKOUT). Port 5 is used for timer control signals. All port lines that are not used for these alternate functions may be used as general purpose IO lines.

#### **Serial Channels**

Serial communication with other microcontrollers, processors, terminals or external peripheral components is provided by two serial interfaces with different functionality, an Asynchronous/ Synchronous Serial Channel (ASC0) and a High-Speed Synchronous Serial Channel (SSC in the C165, SSP in the C163).

**The ASC0** is upward compatible with the serial ports of the Siemens 8-bit microcontroller families and supports full-duplex asynchronous communication at up to 625 KBaud and half-duplex synchronous communication at up to 2.5 MBaud @ 20 MHz CPU clock.

A dedicated baud rate generator allows to set up all standard baud rates without oscillator tuning. For transmission, reception and error handling 4 separate interrupt vectors are provided. In asynchronous mode, 8- or 9-bit data frames are transmitted or received, preceded by a start bit and terminated by one or two stop bits. For multiprocessor communication, a mechanism to distinguish address from data bytes has been included (8-bit data plus wake up bit mode).

In synchronous mode, the ASC0 transmits or receives bytes (8 bits) synchronously to a shift clock which is generated by the ASC0. The ASC0 always shifts the LSB first. A loop back option is available for testing purposes.

A number of optional hardware error detection capabilities has been included to increase the reliability of data transfers. A parity bit can automatically be generated on transmission or be checked on reception. Framing error detection allows to recognize data frames with missing stop bits. An overrun error will be generated, if the last character received has not been read out of the receive buffer register at the time the reception of a new character is complete.

**The SSC** (C165 only) supports full-duplex synchronous communication at up to 5 Mbaud @ 20 MHz CPU clock. It may be configured so it interfaces with serially linked peripheral components. A dedicated baud rate generator allows to set up all standard baud rates without oscillator tuning. For transmission, reception and error handling 3 separate interrupt vectors are provided.

The SSC transmits or receives characters of 2...16 bits length synchronously to a shift clock which can be generated by the SSC (master mode) or by an external master (slave mode). The SSC can start shifting with the LSB or with the MSB and allows the selection of shifting and latching clock edges as well as the clock polarity.

A number of optional hardware error detection capabilities has been included to increase the reliability of data transfers. Transmit and receive error supervise the correct handling of the data buffer. Phase and baudrate error detect incorrect serial data.

**The SSP** (C163 only) supports half-duplex synchronous communication at up to 10 Mbaud @ 20 MHz CPU clock. It may be configured so it interfaces with serially linked peripheral components. A dedicated baud rate generator allows to set up all standard baud rates without oscillator tuning. For transmission, reception and error handling a separate general interrupt vector is provided.

The SSP transmits 1...3 bytes or receives one byte after sending 1...3 bytes synchronously to a shift clock which is generated by the SSP (master mode). The SSP can start shifting with the LSB or with the MSB and allows the selection of shifting and latching clock edges as well as the clock polarity. In continuous transfer mode a set of data bytes may be transferred back-to-back without additional address or status information. Up to two chip select lines may be activated in order to direct data transfers to one or both of two peripheral devices.

# **General Purpose Timer (GPT) Unit**

The GPT units represent a very flexible multifunctional timer/counter structure which may be used for many different time related tasks such as event timing and counting, pulse width and duty cycle measurements, pulse generation, or pulse multiplication.

The five 16-bit timers are organized in two separate modules, GPT1 and GPT2. Each timer in each module may operate independently in a number of different modes, or may be concatenated with another timer of the same module.

Each timer can be configured individually for one of three basic modes of operation, which are Timer, Gated Timer, and Counter Mode. In Timer Mode the input clock for a timer is derived from the internal CPU clock divided by a programmable prescaler, while Counter Mode allows a timer to be clocked in reference to external events (via TxIN).

Pulse width or duty cycle measurement is supported in Gated Timer Mode where the operation of a timer is controlled by the 'gate' level on its external input pin TxIN.

The count direction (up/down) for each timer is programmable by software or may additionally be altered dynamically by an external signal (TxEUD) to facilitate eg. position tracking.

The core timers T3 and T6 have output toggle latches (TxOTL) which change their state on each timer over-flow/underflow. The state of these latches may be output on port pins (TxOUT) or may be used internally to concatenate the core timers with the respective auxiliary timers resulting in 32/33-bit timers/counters for measuring long time periods with high resolution.

Various reload or capture functions can be selected to reload timers or capture a timer's contents triggered by an external signal or a selectable transition of toggle latch TxOTL.

The maximum resolution of the timers in module GPT1 is 400 ns (@ 20 MHz CPU clock). With its maximum resolution of 200 ns (@ 20 MHz CPU clock) the GPT2 timers provide precise event control and time measurement.

#### **Watchdog Timer**

The Watchdog Timer represents one of the fail-safe mechanisms which have been implemented to prevent the controller from malfunctioning for longer periods of time.

The Watchdog Timer is always enabled after a reset of the chip, and can only be disabled in the time interval until the EINIT (end of initialization) instruction has been executed. Thus, the chip's start-up procedure is always monitored. The software has to be designed to service the Watchdog Timer before it overflows. If, due to hardware or software related failures, the software fails to do so, the Watchdog Timer overflows and generates an internal hardware reset and pulls the RSTOUT pin low in order to allow external hardware components to reset.

The Watchdog Timer is a 16-bit timer, clocked with the CPU clock divided either by 2 or by 128. The high byte of the Watchdog Timer register can be set to a prespecified reload value (stored in WDTREL) in order to allow further variation of the monitored time interval. Each time it is serviced by the application software, the high byte of the Watchdog Timer is reloaded. Thus, time intervals between 25  $\mu$ s and 420 ms can be monitored (@ 20 MHz). The default Watchdog Timer interval after reset is 6.55 ms (@ 20 MHz).

# 2.4 Protected Bits

The C165/C163 provides a special mechanism to protect bits which can be modified by the on-chip hardware from being changed unintentionally by software accesses to related bits (see also chapter "The Central Processing Unit").

The following bits are protected:

Register	Bit Name		Notes
T2IC, T3IC, T4IC	T2IR, T3IR, T4IR		GPT1 timer interrupt request flags
T5IC, T6IC	T5IR, T6IR		GPT2 timer interrupt request flags
CRIC	CRIR		GPT2 CAPREL interrupt request flag
T3CON, T6CON	T3OTL, T6OTL		GPTx timer output toggle latches
SOTIC, SOTBIC	S0TIR, S0TBIR		ASC0 transmit(buffer) interrupt request flags
SORIC, SOEIC	SORIR, SOEIR		ASC0 receive/error interrupt request flags
SOCON	S0REN		ASC0 receiver enable flag
SSCTIC, SSCRIC	SSCTIR, SSCRIR	*)	SSC transmit/receive interrupt request flags
SSCEIC	SSCEIR	*)	SSC error interrupt request flag
SSCCON	SSCBSY	*)	SSC busy flag
SSCCON	SSCBE, SSCPE	*)	SSC error flags
SSCCON	SSCRE, SSCTE	*)	SSC error flags
TFR	TFR.15,14,13		Class A trap flags
TFR	TFR.7,3,2,1,0		Class B trap flags
XPyIC (y=30)	XPyIR (y=30)		X-Peripheral y interrupt request flag

<sup>\*)</sup> Only in the C165.

 $\Sigma$  = 33 protected bits in the C165, 25 protected bits in the C163.

# 3 Memory Organization

The memory space of the C165/C163 is configured in a "Von Neumann" architecture. This means that code and data are accessed within the same linear address space. All of the physically separated memory areas, including internal ROM/Flash (where integrated), internal RAM, the internal Special Function Register Areas (SFRs and ESFRs), the address areas for integrated XBUS peripherals (eg. SSP module) and external memory are mapped into one common address space.

The C165/C163 provides a total addressable memory space of 16 MBytes. This address space is arranged as 256 segments of 64 KBytes each, and each segment is again subdivided into four data pages of 16 KBytes each (see figure below).




Figure 3-1
Memory Areas and Address Space

Most internal memory areas are mapped into segment 0, the system segment. The upper 4 KByte of segment 0 ( $00^{\circ}F000_{H}...00^{\circ}FFF_{H}$ ) hold the Internal RAM and Special Function Register Areas (SFR and ESFR). The lower 32 KByte of segment 0 ( $00^{\circ}0000_{H}...00^{\circ}7FFF_{H}$ ) may be occupied by a part of the on-chip ROM or Flash memory and is called the Internal ROM area. This ROM area can be remapped to segment 1 ( $01^{\circ}0000_{H}...01^{\circ}7FFF_{H}$ ), to enable external memory access in the lower half of segment 0, or the internal ROM may be disabled at all.

Code and data may be stored in any part of the internal memory areas, except for the SFR blocks, which may be used for control / data, but not for instructions.

**Note:** Accesses to the internal ROM area on ROMless devices will produce unpredictable results.

Bytes are stored at even or odd byte addresses. Words are stored in ascending memory locations with the low byte at an even byte address being followed by the high byte at the next odd byte address. Double words (code only) are stored in ascending memory locations as two subsequent words. Single bits are always stored in the specified bit position at a word address. Bit position 0 is the least significant bit of the byte at an even byte address, and bit position 15 is the most significant bit of the byte at the next odd byte address. Bit addressing is supported for a part of the Special Function Registers, a part of the internal RAM and for the General Purpose Registers.




Figure 3-2 Storage of Words, Byte and Bits in a Byte Organized Memory

**Note:** Byte units forming a single word or a double word must always be stored within the same physical (internal, external, ROM, RAM) and organizational (page, segment) memory area.

#### 3.1 Internal ROM

The C165/C163 may reserve an address area of variable size (depending on the version) for on-chip mask-programmable ROM (organized as X  $_{*}$  32) or Flash memory. The lower 32 KByte of the on-chip ROM/Flash are referred to as "Internal ROM Area". Internal ROM accesses are globally enabled or disabled via bit ROMEN in register SYSCON. This bit is set during reset according to the level on pin  $\overline{EA}$ , or may be altered via software. If enabled, the internal ROM area occupies the lower 32 KByte of either segment 0 or segment 1. This ROM mapping is controlled by bit ROMS1 in register SYSCON.

**Note:** The size of the internal ROM area is independent of the size of the actual implemented ROM. Also devices with less than 32 KByte of ROM or with no ROM at all will have this 32 KByte area occupied, if the ROM is enabled. Devices with larger ROMs provide the mapping option only for the ROM area.

Devices with a ROM size above 32 KByte expand the ROM area from the middle of segment 1, ie. starting at address 01'8000<sub>H</sub>.

The internal ROM/Flash can be used for both code (instructions) and data (constants, tables, etc.) storage.

Code fetches are always made on even byte addresses. The highest possible code storage location in the internal ROM is either xx'xxFE<sub>H</sub> for single word instructions, or xx'xxFC<sub>H</sub> for double word instructions. The respective location must contain a branch instruction (unconditional), because sequential boundary crossing from internal ROM to external memory is not supported and causes erroneous results.

Any word and byte data read accesses may use the indirect or long 16-bit addressing modes. There is no short addressing mode for internal ROM operands. Any word data access is made to an even byte address. The highest possible word data storage location in the internal ROM is xx'xxFE<sub>H</sub>. For PEC data transfers the internal ROM can be accessed independent of the contents of the DPP registers via the PEC source and destination pointers.

The internal ROM is not provided for single bit storage, and therefore it is not bit addressable.

**Note:** The 'x' in the locations above depend on the available ROM/Flash memory and on the mapping.

The internal ROM may be enabled, disabled or mapped into segment 0 or segment 1 under software control. Chapter "System Programming" shows how to do this and reminds of the precautions that must be taken in order to prevent the system from crashing.

#### 3.2 Internal RAM and SFR Area

The RAM/SFR area is located within data page 3 and provides access to the on-chip RAM (IRAM, organized as 1K\*16) and to two 512 Byte blocks of Special Function Registers (SFRs).

The C165 provides 2 KByte of IRAM, the C163 provides 1 KByte.

The internal RAM serves for several purposes:

- System Stack (programmable size)
- General Purpose Register Banks (GPRs)
- Source and destination pointers for the Peripheral Event Controller (PEC)
- Variable and other data storage, or
- · Code storage.




Figure 3-3
Internal RAM Area and SFR Areas

**Note:** The upper 256 Bytes of SFR area, ESFR area and internal RAM are bit-addressable (see shaded blocks in the figure above).

Code accesses are always made on even byte addresses. The highest possible code storage location in the internal RAM is either  $00^{\circ}\text{FDFE}_{H}$  for single word instructions or  $00^{\circ}\text{FDFC}_{H}$  for double word instructions. The respective location must contain a branch instruction (unconditional), because sequential boundary crossing from internal RAM to the SFR area is not supported and causes erroneous results.

Any word and byte data in the internal RAM can be accessed via indirect or long 16-bit addressing modes, if the selected DPP register points to data page 3. Any word data access is made on an even byte address. The highest possible word data storage location in the internal RAM is 00'FDFE<sub>H</sub>. For PEC data transfers, the internal RAM can be accessed independent of the contents of the DPP registers via the PEC source and destination pointers.

The upper 256 Byte of the internal RAM (00'FD00<sub>H</sub> through 00'FDFF<sub>H</sub>) and the GPRs of the current bank are provided for single bit storage, and thus they are bit addressable.

### System Stack

The system stack may be defined within the internal RAM. The size of the system stack is controlled by bitfield STKSZ in register SYSCON (see table below).

<stksz> Stack Size (Words)</stksz>		Internal RAM Addresses (Words)		
000 <sub>B</sub>	256	00'FBFE <sub>H</sub> 00'FA00 <sub>H</sub> (Default after Reset)		
001 <sub>B</sub>	128	00'FBFE <sub>H</sub> 00'FB00 <sub>H</sub>		
0 1 0 <sub>B</sub>	64	00'FBFE <sub>H</sub> 00'FB80 <sub>H</sub>		
011 <sub>B</sub>	32	00'FBFE <sub>H</sub> 00'FBC0 <sub>H</sub>		
100 <sub>B</sub>	512 1)	00'FBFE <sub>H</sub> 00'F800 <sub>H</sub>		
101 <sub>B</sub>		Reserved. Do not use this combination.		
110 <sub>B</sub>		Reserved. Do not use this combination.		
111 <sub>B</sub>	1024/512 <b>2)</b>	00'FDFE <sub>H</sub> 00'F600 <sub>H</sub> (Note: No circular stack)		

<sup>1)</sup> This option is not available on the C163, as its IRAM area begins at 00'FA00<sub>H</sub>.

For all system stack operations the on-chip RAM is accessed via the Stack Pointer (SP) register. The stack grows downward from higher towards lower RAM address locations. Only word accesses are supported to the system stack. A stack overflow (STKOV) and a stack underflow (STKUN) register are provided to control the lower and upper limits of the selected stack area. These two stack boundary registers can be used not only for protection against data destruction, but also allow to implement a circular stack with hardware supported system stack flushing and filling (except for option '111').

The technique of implementing this circular stack is described in chapter "System Programming".

<sup>&</sup>lt;sup>2)</sup> The "non circular stack" option is also available on the C163. However, the maximum stack size here is 512 words as its IRAM area is 00'FDFE<sub>H</sub>...00'FA00<sub>H</sub>.

# **General Purpose Registers**

The General Purpose Registers (GPRs) use a block of 16 consecutive words within the internal RAM. The Context Pointer (CP) register determines the base address of the currently active register bank. This register bank may consist of up to 16 word GPRs (R0, R1, ..., R15) and/or of up to 16 byte GPRs (RL0, RH0, ..., RL7, RH7). The sixteen byte GPRs are mapped onto the first eight word GPRs (see table below).

In contrast to the system stack, a register bank grows from lower towards higher address locations and occupies a maximum space of 32 Byte. The GPRs are accessed via short 2-, 4- or 8-bit addressing modes using the Context Pointer (CP) register as base address (independent of the current DPP register contents). Additionally, each bit in the currently active register bank can be accessed individually.

Mapping of General Purpose Registers to RAM Addresses

Internal RAM Address	Byte Reg	isters	Word Register
<cp> + 1E<sub>H</sub></cp>			R15
<cp> + 1C<sub>H</sub></cp>			R14
<cp> + 1A<sub>H</sub></cp>			R13
<cp> + 18<sub>H</sub></cp>			R12
<cp> + 16<sub>H</sub></cp>			R11
<cp> + 14<sub>H</sub></cp>			R10
<cp> + 12<sub>H</sub></cp>			R9
<cp> + 10<sub>H</sub></cp>			R8
<cp> + 0E<sub>H</sub></cp>	RH7	RL7	R7
<cp> + 0C<sub>H</sub></cp>	RH6	RL6	R6
<cp> + 0A<sub>H</sub></cp>	RH5	RL5	R5
<cp> + 08<sub>H</sub></cp>	RH4	RL4	R4
<cp> + 06<sub>H</sub></cp>	RH3	RL3	R3
<cp> + 04<sub>H</sub></cp>	RH2	RL2	R2
<cp> + 02<sub>H</sub></cp>	RH1	RL1	R1
<cp> + 00<sub>H</sub></cp>	RH0	RL0	R0

The C165/C163 supports fast register bank (context) switching. Multiple register banks can physically exist within the internal RAM at the same time. Only the register bank selected by the Context Pointer register (CP) is active at a given time, however. Selecting a new active register bank is simply done by updating the CP register. A particular Switch Context (SCXT) instruction performs register bank switching and an automatic saving of the previous context. The number of implemented register banks (arbitrary sizes) is only limited by the size of the available internal RAM.

Details on using, switching and overlapping register banks are described in chapter "System Programming".

#### **PEC Source and Destination Pointers**

The 16 word locations in the internal RAM from  $00^{\circ}FCE0_{H}$  to  $00^{\circ}FCFE_{H}$  (just below the bitaddressable section) are provided as source and destination address pointers for data transfers on the eight PEC channels. Each channel uses a pair of pointers stored in two subsequent word locations with the source pointer (SRCPx) on the lower and the destination pointer (DSTPx) on the higher word address (x = 7...0).




Figure 3-4
Location of the PEC Pointers

Whenever a PEC data transfer is performed, the pair of source and destination pointers, which is selected by the specified PEC channel number, is accessed independent of the current DPP register contents and also the locations referred to by these pointers are accessed independent of the current DPP register contents. If a PEC channel is not used, the corresponding pointer locations area available and can be used for word or byte data storage.

For more details about the use of the source and destination pointers for PEC data transfers see section "Interrupt and Trap Functions".

# **Special Function Registers**

The functions of the CPU, the bus interface, the IO ports and the on-chip peripherals of the C165/C163 are controlled via a number of so-called Special Function Registers (SFRs). These SFRs are arranged within two areas of 512 Byte size each. The first register block, the SFR area, is located in the 512 Bytes above the internal RAM (00'FFFF $_{\rm H}$ ...00'FE00 $_{\rm H}$ ), the second register block, the Extended SFR (ESFR) area, is located in the 512 Bytes below the internal RAM (00'F1FF $_{\rm H}$ ...00'F000 $_{\rm H}$ ).

Special function registers can be addressed via indirect and long 16-bit addressing modes. Using an 8-bit offset together with an implicit base address allows to address word SFRs and their respective low bytes. However, this **does not work** for the respective high bytes!

Note: Writing to any byte of an SFR causes the non-addressed complementary byte to be cleared!

The upper half of each register block is bit-addressable, so the respective control/status bits can directly be modified or checked using bit addressing.

When accessing registers in the ESFR area using 8-bit addresses or direct bit addressing, an Extend Register (EXTR) instruction is required before, to switch the short addressing mechanism from the standard SFR area to the Extended SFR area. This is not required for 16-bit and indirect addresses. The GPRs R15...R0 are duplicated, ie. they are accessible within both register blocks via short 2-, 4- or 8-bit addresses without switching.

# Example:

EXTR MOV BFLDL BSET MOV	#4 ODP2, #data16 DP6, #mask, #data8 DP1H.7 T8REL, R1	;Switch to ESFR area for the next 4 instructions ;ODP2 uses 8-bit reg addressing ;Bit addressing for bit fields ;Bit addressing for single bits ;T8REL uses 16-bit address, R1 is duplicated ;and also accessible via the ESFR mode ;(EXTR is not required for this access)
;	;	;The scope of the EXTR #4 instruction ends here!
MOV	T8REL, R1	;T8REL uses 16-bit address, R1 is duplicated ;and does not require switching

In order to minimize the use of the EXTR instructions the ESFR area mostly holds registers which are mainly required for initialization and mode selection. Registers that need to be accessed frequently are allocated to the standard SFR area, wherever possible.

**Note:** The tools are equipped to monitor accesses to the ESFR area and will automatically insert EXTR instructions, or issue a warning in case of missing or excessive EXTR instructions.

# 3.3 External Memory Space

The C165/C163 is capable of using an address space of up to 16 MByte. Only parts of this address space are occupied by internal memory areas. All addresses which are not used for on-chip memory (ROM or RAM) or for registers may reference external memory locations. This external memory is accessed via the C165/C163's external bus interface.

#### Four memory bank sizes are supported:

- Non-segmented mode: 64 KByte with A15...A0 on PORT0 or PORT1
- 2-bit segmented mode: 256 KByte with A17...A16 on Port 4 and A15...A0 on PORT0 or PORT1
- 4-bit segmented mode: 1 MByte with A19...A16 on Port 4 and A15...A0 on PORT0 or PORT1
- 8-bit segmented mode: 16 MByte with A23...A16 on Port 4 and A15...A0 on PORT0 or PORT1

Each bank can be directly addressed via the address bus, while the programmable chip select signals can be used to select various memory banks.

The C165/C163 also supports four different bus types:

- Multiplexed 16-bit Bus with address and data on PORT0 (Default after Reset)
- Multiplexed 8-bit Bus with address and data on PORTO/P0L
- Demultiplexed 16-bit Bus with address on PORT1 and data on PORT0
- Demultiplexed 8-bit Bus with address on PORT1 and data on P0L

Memory model and bus mode are selected during reset by pin  $\overline{EA}$  and PORT0 pins. For further details about the external bus configuration and control please refer to chapter "The External Bus Interface".

External word and byte data can only be accessed via indirect or long 16-bit addressing modes using one of the four DPP registers. There is no short addressing mode for external operands. Any word data access is made to an even byte address.

For PEC data transfers the external memory in segment 0 can be accessed independent of the contents of the DPP registers via the PEC source and destination pointers.

The external memory is not provided for single bit storage and therefore it is not bit addressable.

## 3.4 Crossing Memory Boundaries

The address space of the C165/C163 is implicitly divided into equally sized blocks of different granularity and into logical memory areas. Crossing the boundaries between these blocks (code or data) or areas requires special attention to ensure that the controller executes the desired operations.

**Memory Areas** are partitions of the address space that represent different kinds of memory (if provided at all). These memory areas are the internal RAM/SFR area, the internal ROM (if available), the on-chip X-Peripherals (if integrated) and the external memory.

Accessing subsequent <u>data</u> locations that belong to different memory areas is no problem. However, when executing <u>code</u>, the different memory areas must be switched explicitly via branch instructions. Sequential boundary crossing is not supported and leads to erroneous results.

**Note:** Changing from the external memory area to the internal RAM/SFR area takes place within segment 0.

**Segments** are contiguous blocks of 64 KByte each. They are referenced via the code segment pointer CSP for code fetches and via an explicit segment number for data accesses overriding the standard DPP scheme.

During code fetching segments are not changed automatically, but rather must be switched explicitly. The instructions JMPS, CALLS and RETS will do this.

In larger sequential programs make sure that the highest used code location of a segment contains an unconditional branch instruction to the respective following segment, to prevent the prefetcher from trying to leave the current segment.

**Data Pages** are contiguous blocks of 16 KByte each. They are referenced via the data page pointers DPP3...0 and via an explicit data page number for data accesses overriding the standard DPP scheme. Each DPP register can select one of the possible 1024 data pages. The DPP register that is used for the current access is selected via the two upper bits of the 16-bit data address. Subsequent 16-bit data addresses that cross the 16 KByte data page boundaries therefore will use different data page pointers, while the physical locations need not be subsequent within memory.

# 4 The Central Processing Unit (CPU)

Basic tasks of the CPU are to fetch and decode instructions, to supply operands for the arithmetic and logic unit (ALU), to perform operations on these operands in the ALU, and to store the previously calculated results. As the CPU is the main engine of the C165/C163 controller, it is also affected by certain actions of the peripheral subsystem.

Since a four stage pipeline is implemented in the C165/C163, up to four instructions can be processed in parallel. Most instructions of the C165/C163 are executed in one machine cycle (ie. 100 ns @ 20 MHz CPU clock) due to this parallelism. This chapter describes how the pipeline works for sequential and branch instructions in general, and which hardware provisions have been made to speed the execution of jump instructions in particular. The general instruction timing is described including standard and exceptional timing.

While internal memory accesses are normally performed by the CPU itself, external peripheral or memory accesses are performed by a particular on-chip External Bus Controller (EBC), which is automatically invoked by the CPU whenever a code or data address refers to the external address space. If possible, the CPU continues operating while an external memory access is in progress. If external data are required but are not yet available, or if a new external memory access is requested by the CPU, before a previous access has been completed, the CPU will be held by the EBC until the request can be satisfied. The EBC is described in a dedicated chapter.




Figure 4-1 CPU Block Diagram

The on-chip peripheral units of the C165/C163 work nearly independent of the CPU with a separate clock generator. Data and control information is interchanged between the CPU and these peripherals via Special Function Registers (SFRs). Whenever peripherals need a non-deterministic CPU action, an on-chip Interrupt Controller compares all pending peripheral service requests against each other and prioritizes one of them. If the priority of the current CPU operation is lower than the priority of the selected peripheral request, an interrupt will occur.

Basically, there are two types of interrupt processing:

- **Standard interrupt processing** forces the CPU to save the current program status and the return address on the stack before branching to the interrupt vector jump table.
- **PEC interrupt processing** steals just one machine cycle from the current CPU activity to perform a single data transfer via the on-chip Peripheral Event Controller (PEC).

System errors detected during program execution (socalled hardware traps) or an external non-maskable interrupt are also processed as standard interrupts with a very high priority.

In contrast to other on-chip peripherals, there is a closer conjunction between the watchdog timer and the CPU. If enabled, the watchdog timer expects to be serviced by the CPU within a programmable period of time, otherwise it will reset the chip. Thus, the watchdog timer is able to prevent the CPU from going totally astray when executing erroneous code. After reset, the watchdog timer starts counting automatically, but it can be disabled via software, if desired.

Beside its normal operation there are the following particular CPU states:

- Reset state: Any reset (hardware, software, watchdog) forces the CPU into a predefined active state.
- **IDLE state:** The clock signal to the CPU itself is switched off, while the clocks for the on-chip peripherals keep running.
- POWER DOWN state: All of the on-chip clocks are switched off.

A transition into an active CPU state is forced by an interrupt (if being IDLE) or by a reset (if being in POWER DOWN mode).

The IDLE, POWER DOWN and RESET states can be entered by particular C165/C163 system control instructions.

A set of Special Function Registers is dedicated to the functions of the CPU core:

General System Configuration : SYSCON (RP0H)

CPU Status Indication and Control : PSW
 Code Access Control : IP, CSP

Data Paging Control
 : DPP0, DPP1, DPP2, DPP3

GPRs Access Control : CP

System Stack Access Control
 Multiply and Divide Support
 ALU Constants Support
 SP, STKUN, STKOV
 MDL, MDH, MDC
 ZEROS, ONES

#### 4.1 Instruction Pipelining

The instruction pipeline of the C165/C163 partitiones instruction processing into four stages of which each one has its individual task:

#### 1st ->FETCH:

In this stage the instruction selected by the Instruction Pointer (IP) and the Code Segment Pointer (CSP) is fetched from either the internal ROM, internal RAM, or external memory.

#### 2nd -> DECODE:

In this stage the instructions are decoded and, if required, the operand addresses are calculated and the respective operands are fetched. For all instructions, which implicitly access the system stack, the SP register is either decremented or incremented, as specified. For branch instructions the Instruction Pointer and the Code Segment Pointer are updated with the desired branch target address (provided that the branch is taken).

#### 3rd ->EXECUTE:

In this stage an operation is performed on the previously fetched operands in the ALU. Additionally, the condition flags in the PSW register are updated as specified by the instruction. All explicit writes to the SFR memory space and all auto-increment or auto-decrement writes to GPRs used as indirect address pointers are performed during the execute stage of an instruction, too.

#### 4th ->WRITE BACK:

In this stage all external operands and the remaining operands within the internal RAM space are written back.

A particularity of the C165/C163 are the so-called injected instructions. These injected instructions are generated internally by the machine to provide the time needed to process instructions, which cannot be processed within one machine cycle. They are automatically injected into the decode stage of the pipeline, and then they pass through the remaining stages like every standard instruction. Program interrupts are performed by means of injected instructions, too. Although these internally injected instructions will not be noticed in reality, they are introduced here to ease the explanation of the pipeline in the following.

#### Sequential Instruction Processing

Each single instruction has to pass through each of the four pipeline stages regardless of whether all possible stage operations are really performed or not. Since passing through one pipeline stage takes at least one machine cycle, any isolated instruction takes at least four machine cycles to be completed. Pipelining, however, allows parallel (ie. simultaneous) processing of up to four instructions. Thus, most of the instructions seem to be processed during one machine cycle as soon as the pipeline has been filled once after reset (see figure below).

Instruction pipelining increases the average instruction throughput considered over a certain period of time. In the following, any execution time specification of an instruction always refers to the average execution time due to pipelined parallel instruction processing.

	1 Machine Cycle					
FETCH	I <sub>1</sub>	l <sub>2</sub>	l <sub>3</sub>	I <sub>4</sub>	l <sub>5</sub>	I <sub>6</sub>
DECODE		I <sub>1</sub>	l <sub>2</sub>	l <sub>3</sub>	I <sub>4</sub>	l <sub>5</sub>
EXECUTE			I <sub>1</sub>	l <sub>2</sub>	l <sub>3</sub>	I <sub>4</sub>
WRITEBACK				I <sub>1</sub>	l <sub>2</sub>	I <sub>3</sub>
time		<b>&gt;</b>		l		

Figure 4-2 Sequential Instruction Pipelining

#### **Standard Branch Instruction Processing**

Instruction pipelining helps to speed sequential program processing. In the case that a branch is taken, the instruction which has already been fetched providently is mostly not the instruction which must be decoded next. Thus, at least one additional machine cycle is normally required to fetch the branch target instruction. This extra machine cycle is provided by means of an injected instruction (see figure below).




Figure 4-3
Standard Branch Instruction Pipelining

If a conditional branch is not taken, there is no deviation from the sequential program flow, and thus no extra time is required. In this case the instruction after the branch instruction will enter the decode stage of the pipeline at the beginning of the next machine cycle after decode of the conditional branch instruction.

## **Cache Jump Instruction Processing**

The C165/C163 incorporates a jump cache to optimize conditional jumps, which are processed repeatedly within a loop. Whenever a jump on cache is taken, the extra time to fetch the branch target instruction can be saved and thus the corresponding cache jump instruction in most cases takes only one machine cycle.

This performance is achieved by the following mechanism:

Whenever a cache jump instruction passes through the decode stage of the pipeline for the first time (and provided that the jump condition is met), the jump target instruction is fetched as usual, causing a time delay of one machine cycle. In contrast to standard branch instructions, however, the target instruction of a cache jump instruction (JMPA, JMPR, JB, JBC, JNB, JNBS) is additionally stored in the cache after having been fetched.

After each repeatedly following execution of the same cache jump instruction, the jump target instruction is not fetched from progam memory but taken from the cache and immediatly injected into the decode stage of the pipeline (see figure below).

A time saving jump on cache is always taken after the second and any further occurrence of the same cache jump instruction, unless an instruction which, has the fundamental capability of changing the CSP register contents (JMPS, CALLS, RETS, TRAP, RETI), or any standard interrupt has been processed during the period of time between two following occurrences of the same cache jump instruction.




Figure 4-4
Cache Jump Instruction Pipelining

#### **Particular Pipeline Effects**

Since up to four different instructions are processed simultaneously, additional hardware has been spent in the C165/C163 to consider all causal dependencies which may exist on instructions in different pipeline stages without a loss of performance. This extra hardware (ie. for 'forwarding' operand read and write values) resolves most of the possible conflicts (eg. multiple usage of buses) in a time optimized way and thus avoids that the pipeline becomes noticeable for the user in most cases. However, there are some very rare cases, where the circumstance that the C165/C163 is a pipelined machine requires attention by the programmer. In these cases the delays caused by pipeline conflicts can be used for other instructions in order to optimize performance.

## Context Pointer Updating

An instruction, which calculates a physical GPR operand address via the CP register, is mostly not capable of using a new CP value, which is to be updated by an immediately preceding instruction. Thus, to make sure that the new CP value is used, at least one instruction must be inserted between a CP-changing and a subsequent GPR-using instruction, as shown in the following example:

I<sub>n</sub> : SCXT CP, #0FC00h ; select a new context

 $I_{n+1}$  : .... ; must not be an instruction using a GPR

 $I_{n+2}$ : MOV R0, #dataX; write to GPR 0 in the new context

## Data Page Pointer Updating

An instruction, which calculates a physical operand address via a particular DPPn (n=0 to 3) register, is mostly not capable of using a new DPPn register value, which is to be updated by an immediately preceding instruction. Thus, to make sure that the new DPPn register value is used, at least one instruction must be inserted between a DPPn-changing instruction and a subsequent instruction which implicitly uses DPPn via a long or indirect addressing mode, as shown in the following example:

I<sub>n</sub>: MOV DPP0, #4; select data page 4 via DPP0

I<sub>n+1</sub> : .... ; must not be an instruction using DPP0

I<sub>n+2</sub> : MOV DPP0:0000H, R1 ; move contents of R1 to address location 01'0000<sub>H</sub>

; (in data page 4) supposed segmentation is enabled

#### Explicit Stack Pointer Updating

None of the RET, RETI, RETS, RETP or POP instructions is capable of correctly using a new SP register value, which is to be updated by an immediately preceding instruction. Thus, in order to use the new SP register value without erroneously performed stack accesses, at least one instruction must be inserted between an explicitly SP-writing and any subsequent of the just mentioned implicitly SP-using instructions, as shown in the following example:

 $I_n$ : MOV SP, #0FA40H; select a new top of stack

I<sub>n+1</sub> : .... ; must not be an instruction popping operands

; from the system stack

I<sub>n+2</sub>: POP R0; pop word value from new top of stack into R0

# • External Memory Access Sequences

The effect described here will only become noticeable, when watching the external memory access sequences on the external bus (eg. by means of a Logic Analyzer). Different pipeline stages can simultaneously put a request on the External Bus Controller (EBC). The sequence of instructions processed by the CPU may diverge from the sequence of the corresponding external memory accesses performed by the EBC, due to the predefined priority of external memory accesses:

1st Write Data 2nd Fetch Code 3rd Read Data.

## Controlling Interrupts

Software modifications (implicit or explicit) of the PSW are done in the execute phase of the respective instructions. In order to maintain fast interrupt responses, however, the current interrupt prioritization round does not consider these changes, ie. an interrupt request may be acknowledged after the instruction that disables interrupts via IEN or ILVL or after the following instructions. Timecritical instruction sequences therefore should not begin directly after the instruction disabling interrupts, as shown in the following example:

INT OFF: BCLR IEN ; globally disable interrupts

; non-critical instruction  $I_{N-1}$ 

CRIT\_1ST: ; begin of uninterruptable critical sequence  $I_N$ 

CRIT\_LAST: I<sub>N+x</sub> ; end of uninterruptable critical sequence

INT ON: BSET IEN ; globally re-enable interrupts

Note: The described delay of 1 instruction also applies for enabling the interrupts system ie. no interrupt requests are acknowledged until the instruction following the enabling instruction.

#### • Initialization of Port Pins

Modifications of the direction of port pins (input or output) become effective only after the instruction following the modifying instruction. As bit instructions (BSET, BCLR) use internal read-modify-write sequences accessing the whole port, instructions modifying the port direction should be followed by an instruction that does not access the same port (see example below).

WRONG: BSET DP3.13 ; change direction of P3.13 to output

> ; P3.13 is still input, the rd-mod-wr reads pin P3.13 BSET P3.5

RIGHT: BSET DP3.13 ; change direction of P3.13 to output

> NOP ; any instruction not accessing port 3

BSET P3.5 ; P3.13 is now output,

; the rd-mod-wr reads the P3.13 output latch

## • Changing the System Configuration

The instruction following an instruction that changes the system configuration via register SYSCON (eg. the mapping of the internal ROM, segmentation, stack size) cannot use the new resources (eg. ROM or stack). In these cases an instruction that does not access these resources should be inserted. Code accesses to the new ROM area are only possible after an absolute branch to this area.

**Note:** As a rule, instructions that change ROM mapping should be executed from internal RAM or external memory.

#### BUSCON/ADDRSEL

The instruction following an instruction that changes the properties of an external address area cannot access operands within the new area. In these cases an instruction that does not access this address area should be inserted. Code accesses to the new address area should be made after an absolute branch to this area.

**Note:** As a rule, instructions that change external bus properties should not be executed from the respective external memory area.

#### • Timing

Instruction pipelining reduces the average instruction processing time in a wide scale (from four to one machine cycles, mostly). However, there are some rare cases, where a particular pipeline situation causes the processing time for a single instruction to be extended either by a half or by one machine cycle. Although this additional time represents only a tiny part of the total program execution time, it might be of interest to avoid these pipeline-caused time delays in time critical program modules.

Besides a general execution time description, the following section provides some hints on how to optimize time-critical program parts with regard to such pipeline-caused timing particularities.

## 4.2 Bit-Handling and Bit-Protection

The C165/C163 provides several mechanisms to manipulate bits. These mechanisms either manipulate software flags within the internal RAM, control on-chip peripherals via control bits in their respective SFRs or control IO functions via port pins.

The instructions BSET, BCLR, BAND, BOR, BXOR, BMOV, BMOVN explicitly set or clear specific bits. The instructions BFLDL and BFLDH allow to manipulate up to 8 bits of a specific byte at one time. The instructions JBC and JNBS implicitly clear or set the specified bit when the jump is taken. The instructions JB and JNB (also conditional jump instructions that refer to flags) evaluate the specified bit to determine if the jump is to be taken.

**Note:** Bit operations on undefined bit locations will always read a bit value of '0', while the write access will not effect the respective bit location.

All instructions that manipulate single bits or bit groups internally use a read-modify-write sequence that accesses the whole word, which contains the specified bit(s).

This method has several consequences:

• Bits can only be modified within the internal address areas, ie. internal RAM and SFRs. External locations cannot be used with bit instructions.

The upper 256 bytes of the SFR area, the ESFR area and the internal RAM are bit-addressable (see chapter "Memory Organization"), ie. those register bits located within the respective sections can be directly manipulated using bit instructions. The other SFRs must be accessed byte/word wise.

**Note:** All GPRs are bit-addressable independent of the allocation of the register bank via the context pointer CP. Even GPRs which are allocated to not bit-addressable RAM locations provide this feature.

• The read-modify-write approach may be critical with hardware-effected bits. In these cases the hardware may change specific bits while the read-modify-write operation is in progress, where the writeback would overwrite the new bit value generated by the hardware. The solution is either the implemented hardware protection (see below) or realized through special programming (see "Particular Pipeline Effects").

**Protected bits** are not changed during the read-modify-write sequence, ie. when hardware sets eg. an interrupt request flag between the read and the write of the read-modify-write sequence. The hardware protection logic guarantees that only the intended bit(s) is/are effected by the write-back operation.

**Note:** If a conflict occurs between a bit manipulation generated by hardware and an intended software access the software access has priority and determines the final value of the respective bit.

A summary of the protected bits implemented in the C165/C163 can be found at the end of chapter "Architectural Overview".

#### 4.3 Instruction State Times

Basically, the time to execute an instruction depends on where the instruction is fetched from, and where possible operands are read from or written to. The fastest processing mode of the C165/C163 is to execute a program fetched from the internal ROM. In that case most of the instructions can be processed within just one machine cycle, which is also the general minimum execution time.

All external memory accesses are performed by the C165/C163's on-chip External Bus Controller (EBC), which works in parallel with the CPU.

This section summarizes the execution times in a very condensed way. A detailled description of the execution times for the various instructions and the specific exceptions can be found in the "C16x Family Instruction Set Manual".

The table below shows the minimum execution times required to process a C165/C163 instruction fetched from the internal ROM, the internal RAM or from external memory. These execution times apply to most of the C165/C163 instructions - except some of the branches, the multiplication, the division and a special move instruction. In case of internal ROM program execution there is no execution time dependency on the instruction length except for some special branch situations. The numbers in the table are in units of [ns], refer to a CPU clock of 20 MHz and assume no waitstates.

#### **Minimum Execution Times**

	Instruct	ion Fetch	Word Operand Access		
Memory Area	Word Instruction	Doubleword Instruction	Read from	Write to	
Internal ROM	100	100	100		
Internal RAM	300	400	0/50	0	
16-bit Demux Bus	100	200	100	100	
16-bit Mux Bus	150	300	150	150	
8-bit Demux Bus	200	400	200	200	
8-bit Mux Bus	300	600	300	300	

Execution from the internal RAM provides flexibility in terms of loadable and modifyable code on the account of execution time.

Execution from external memory strongly depends on the selected bus mode and the programming of the bus cycles (waitstates).

The operand and instruction accesses listed below can extend the execution time of an instruction:

- Internal ROM operand reads (same for byte and word operand reads)
- Internal RAM operand reads via indirect addressing modes
- Internal SFR operand reads immediately after writing
- External operand reads
- External operand writes
- Jumps to non-aligned double word instructions in the internal ROM space
- Testing Branch Conditions immediately after PSW writes

# 4.4 CPU Special Function Registers

The core CPU requires a set of Special Function Registers (SFRs) to maintain the system state information, to supply the ALU with register-addressable constants and to control system and bus configuration, multiply and divide ALU operations, code memory segmentation, data memory paging, and accesses to the General Purpose Registers and the System Stack.

The access mechanism for these SFRs in the CPU core is identical to the access mechanism for any other SFR. Since all SFRs can simply be controlled by means of any instruction, which is capable of addressing the SFR memory space, a lot of flexibility has been gained, without the need to create a set of system-specific instructions.

Note, however, that there are user access restrictions for some of the CPU core SFRs to ensure proper processor operations. The instruction pointer IP and code segment pointer CSP cannot be accessed directly at all. They can only be changed indirectly via branch instructions.

The PSW, SP, and MDC registers can be modified not only explicitly by the programmer, but also implicitly by the CPU during normal instruction processing. Note that any explicit write request (via software) to an SFR supersedes a simultaneous modification by hardware of the same register.

**Note:** Any write operation to a single byte of an SFR clears the non-addressed complementary byte within the specified SFR.

Non-implemented (reserved) SFR bits cannot be modified, and will always supply a read value of '0'.

#### The System Configuration Register SYSCON

This bit-addressable register provides general system configuration and control functions. The reset value for register SYSCON depends on the state of the PORT0 pins during reset (see hardware effectable bits).

SYSCON (FF12 <sub>H</sub> / 89 <sub>H</sub> )						SFR						Reset Value: 0XX0 <sub>H</sub>				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	STKSZ		ROM S1	SGT DIS	ROM EN	BYT DIS	CLK EN	WR CFG	-	-	-	-	XPEN	VISI BLE	XPER- SHARE	
	rw		rw	rw	rw	rw	rw	rw	-	-	-	-	rw	rw	rw	
Bit		F	unctio	on												
XPER	R-SHAI	'(	XBUS Peripheral Share Mode Control  '0': External accesses to XBUS peripherals are disabled  '1': XBUS peripherals are accessible via the external bus during hold mode													
VISIB	BLE	'(	<b>/isible</b> D': Acc 1': XBl	esses	to XB	US pe	•				•	extern	al pins	i		
XPEN	I	٤.	1': The	esses on-ch	to the nip X-F	on-ch	nip X-F erals a	are ena	abled a	and ca	an be a	acces	are dis sed herals		d	
WRC	FG	'(	Write Configuration Control (Set according to pin P0H.0 during reset) '0': Pins WR and BHE retain their normal function '1': Pin WR acts as WRL, pin BHE acts as WRH													
CLKE	EN	'(	System Clock Output Enable (CLKOUT)  '0': CLKOUT disabled: pin may be used for general purpose IO  '1': CLKOUT enabled: pin outputs the system clock signal													
BYTD	OIS	'(	Disable/Enable Control for Pin BHE (Set according to data bus width) '0': Pin BHE enabled '1': Pin BHE disabled, pin may be used for general purpose IO													
ROMI	EN	'(	Internal ROM Enable (Set according to pin EA during reset) '0': Internal ROM disabled: accesses to the ROM area use the external bus '1': Internal ROM enabled						ıs							
SGTD	DIS	'(	Segmentation Disable/Enable Control '0': Segmentation enabled (CSP is saved/restored during interrupt entry/exit) '1': Segmentation disabled (Only IP is saved/restored)						exit)							
ROMS	S1	'(	Internal ROM Mapping '0': Internal ROM area mapped to segment 0 (00'0000 <sub>H</sub> 00'7FFF <sub>H</sub> ) '1': Internal ROM area mapped to segment 1 (01'0000 <sub>H</sub> 01'7FFF <sub>H</sub> )													
STKS	SZ		<b>Systen</b> Selects				stem s	stack (	in the	intern	al RAN	Л) fror	n 32 to	1024	l words	

**Note:** Register SYSCON cannot be changed after execution of the EINIT instruction. The function of bits XPER-SHARE, VISIBLE, WRCFG, BYTDIS, ROMEN and ROMS1 is described in more detail in chapter "The External Bus Controller".

# System Clock Output Enable (CLKEN)

The system clock output function is enabled by setting bit CLKEN in register SYSCON to '1'. If enabled, port pin P3.15 takes on its alternate function as CLKOUT output pin. The clock output is a 50 % duty cycle clock whose frequency equals the CPU operating frequency ( $f_{OUT} = f_{CPU}$ ).

**Note:** The output driver of port pin P3.15 is switched on automatically, when the CLKOUT function is enabled. The port direction bit is disregarded.

After reset, the clock output function is disabled (CLKEN = '0').

## **Segmentation Disable/Enable Control (SGTDIS)**

Bit SGTDIS allows to select either the segmented or non-segmented memory mode.

**In non-segmented memory mode** (SGTDIS='1') it is assumed that the code address space is restricted to 64 KBytes (segment 0) and thus 16 bits are sufficient to represent all code addresses. For implicit stack operations (CALL or RET) the CSP register is totally ignored and only the IP is saved to and restored from the stack.

**In segmented memory mode** (SGTDIS='0') it is assumed that the whole address space is available for instructions. For implicit stack operations (CALL or RET) the CSP register and the IP are saved to and restored from the stack. After reset the segmented memory mode is selected.

**Note:** Bit SGTDIS controls if the CSP register is pushed onto the system stack in addition to the IP register before an interrupt service routine is entered, and it is repopped when the interrupt service routine is left again.


#### System Stack Size (STKSZ)

This bitfield defines the size of the physical system stack, which is located in the internal RAM of the C165/C163. An area of 32...512 words (256 words in the C163) or all of the internal RAM may be dedicated to the system stack. A so-called "circular stack" mechanism allows to use a bigger virtual stack than this dedicated RAM area.

These techniques as well as the encoding of bitfield STKSZ are described in more detail in chapter "System Programming".

#### The Processor Status Word PSW

This bit-addressable register reflects the current state of the microcontroller. Two groups of bits represent the current ALU status, and the current CPU interrupt status. A separate bit (USR0) within register PSW is provided as a general purpose user flag.



Bit	Function
N	Negative Result Set, when the result of an ALU operation is negative.
С	Carry Flag Set, when the result of an ALU operation produces a carry bit.
V	Overflow Result Set, when the result of an ALU operation produces an overflow.
Z	Zero Flag Set, when the result of an ALU operation is zero.
E	End of Table Flag Set, when the source operand of an instruction is 8000 <sub>H</sub> or 80 <sub>H</sub> .
MULIP	Multiplication/Division In Progress '0': There is no multiplication/division in progress. '1': A multiplication/division has been interrupted.
USR0	User General Purpose Flag May be used by the application software.
HLDEN, ILVL, IEN	Interrupt and EBC Control Fields  Define the response to interrupt requests and enable external bus arbitration.  (Described in section "Interrupt and Trap Functions")

#### ALU Status (N, C, V, Z, E, MULIP)

The condition flags (N, C, V, Z, E) within the PSW indicate the ALU status due to the last recently performed ALU operation. They are set by most of the instructions due to specific rules, which depend on the ALU or data movement operation performed by an instruction.

After execution of an instruction which explicitly updates the PSW register, the condition flags cannot be interpreted as described in the following, because any explicit write to the PSW register supersedes the condition flag values, which are implicitly generated by the CPU. Explicitly reading the PSW register supplies a read value which represents the state of the PSW register after execution of the immediately preceding instruction.

Note: After reset, all of the ALU status bits are cleared.

- **N-Flag:** For most of the ALU operations, the N-flag is set to '1', if the most significant bit of the result contains a '1', otherwise it is cleared. In the case of integer operations the N-flag can be interpreted as the sign bit of the result (negative: N='1', positive: N='0'). Negative numbers are always represented as the 2's complement of the corresponding positive number. The range of signed numbers extends from '-8000<sub>H</sub>' to '+7FFH' for the word data type, or from '-80<sub>H</sub>' to '+7FH' for the byte data type. For Boolean bit operations with only one operand the N-flag represents the previous state of the specified bit. For Boolean bit operations with two operands the N-flag represents the logical XORing of the two specified bits.
- **C-Flag:** After an addition the C-flag indicates that a carry from the most significant bit of the specified word or byte data type has been generated. After a subtraction or a comparison the C-flag indicates a borrow, which represents the logical negation of a carry for the addition.

This means that the C-flag is set to '1', if **no** carry from the most significant bit of the specified word or byte data type has been generated during a subtraction, which is performed internally by the ALU as a 2's complement addition, and the C-flag is cleared when this complement addition caused a carry.

The C-flag is always cleared for logical, multiply and divide ALU operations, because these operations cannot cause a carry anyhow.

For shift and rotate operations the C-flag represents the value of the bit shifted out last. If a shift count of zero is specified, the C-flag will be cleared. The C-flag is also cleared for a prioritize ALU operation, because a '1' is never shifted out of the MSB during the normalization of an operand. For Boolean bit operations with only one operand the C-flag is always cleared. For Boolean bit operations with two operands the C-flag represents the logical ANDing of the two specified bits.

• V-Flag: For addition, subtraction and 2's complementation the V-flag is always set to '1', if the result overflows the maximum range of signed numbers, which are representable by either 16 bits for word operations (' $-8000_{H}$ ' to ' $+7FFF_{H}$ '), or by 8 bits for byte operations (' $-80_{H}$ ' to ' $+7F_{H}$ '), otherwise the V-flag is cleared. Note that the result of an integer addition, integer subtraction, or 2's complement is not valid, if the V-flag indicates an arithmetic overflow.

For multiplication and division the V-flag is set to '1', if the result cannot be represented in a word data type, otherwise it is cleared. Note that a division by zero will always cause an overflow. In contrast to the result of a division, the result of a multiplication is valid regardless of whether the V-flag is set to '1' or not.

Since logical ALU operations cannot produce an invalid result, the V-flag is cleared by these operations.

The V-flag is also used as 'Sticky Bit' for rotate right and shift right operations. With only using the C-flag, a rounding error caused by a shift right operation can be estimated up to a quantity of one half of the LSB of the result. In conjunction with the V-flag, the C-flag allows evaluating the rounding error with a finer resolution (see table below).

For Boolean bit operations with only one operand the V-flag is always cleared. For Boolean bit operations with two operands the V-flag represents the logical ORing of the two specified bits.

Shift Right Rounding Error Evaluation	
---------------------------------------	--

C-Flag	V-Flag	Rounding	Rounding Error Quantity					
0	0	-	No rounding error	-				
0	1	0 <	Rounding error	< <sup>1</sup> / <sub>2</sub> LSB				
1	0		Rounding error	$= \frac{1}{2} LSB$				
1	1		Rounding error	$> \frac{1}{2} LSB$				

• **Z-Flag:** The Z-flag is normally set to '1', if the result of an ALU operation equals zero, otherwise it is cleared.

For the addition and subtraction with carry the Z-flag is only set to '1', if the Z-flag already contains a '1' and the result of the current ALU operation additionally equals zero. This mechanism is provided for the support of multiple precision calculations.

For Boolean bit operations with only one operand the Z-flag represents the logical negation of the previous state of the specified bit. For Boolean bit operations with two operands the Z-flag represents the logical NORing of the two specified bits. For the prioritize ALU operation the Z-flag indicates, if the second operand was zero or not.

- **E-Flag:** The E-flag can be altered by instructions, which perform ALU or data movement operations. The E-flag is cleared by those instructions which cannot be reasonably used for table search operations. In all other cases the E-flag is set depending on the value of the source operand to signify whether the end of a search table is reached or not. If the value of the source operand of an instruction equals the lowest negative number, which is representable by the data format of the corresponding instruction ('8000<sub>H</sub>' for the word data type, or '80<sub>H</sub>' for the byte data type), the E-flag is set to '1', otherwise it is cleared.
- MULIP-Flag: The MULIP-flag will be set to '1' by hardware upon the entrance into an interrupt service routine, when a multiply or divide ALU operation was interrupted before completion. Depending on the state of the MULIP bit, the hardware decides whether a multiplication or division must be continued or not after the end of an interrupt service. The MULIP bit is overwritten with the contents of the stacked MULIP-flag when the return-from-interrupt-instruction (RETI) is executed. This normally means that the MULIP-flag is cleared again after that.

**Note:** The MULIP flag is a part of the task environment! When the interrupting service routine does not return to the interrupted multiply/divide instruction (ie. in case of a task scheduler that switches between independent tasks), the MULIP flag must be saved as part of the task environment and must be updated accordingly for the new task before this task is entered.

# **CPU Interrupt Status (IEN, ILVL)**


The Interrupt Enable bit allows to globally enable (IEN='1') or disable (IEN='0') interrupts. The four-bit Interrupt Level field (ILVL) specifies the priority of the current CPU activity. The interrupt level is updated by hardware upon entry into an interrupt service routine, but it can also be modified via software to prevent other interrupts from being acknowledged. In case an interrupt level '15' has been assigned to the CPU, it has the highest possible priority, and thus the current CPU operation cannot be interrupted except by hardware traps or external non-maskable interrupts. For details please refer to chapter "Interrupt and Trap Functions".

After reset all interrupts are globally disabled, and the lowest priority (ILVL=0) is assigned to the initial CPU activity.

#### The Instruction Pointer IP

This register determines the 16-bit intra-segment address of the currently fetched instruction within the code segment selected by the CSP register. The IP register is not mapped into the C165/C163's address space, and thus it is not directly accessable by the programmer. The IP can, however, be modified indirectly via the stack by means of a return instruction.


The IP register is implicitly updated by the CPU for branch instructions and after instruction fetch operations.



Bit	Function
ip	Specifies the intra segment offset, from where the current instruction is to be fetched. IP refers to the current segment <segnr>.</segnr>

# The Code Segment Pointer CSP

This non-bit addressable register selects the code segment being used at run-time to access instructions. The lower 8 bits of register CSP select one of up to 256 segments of 64 Kbytes each, while the upper 8 bits are reserved for future use.



Bit	Function
SEGNR	Segment Number Specifies the code segment, from where the current instruction is to be fetched. SEGNR is ignored, when segmentation is disabled.

Code memory addresses are generated by directly extending the 16-bit contents of the IP register by the contents of the CSP register as shown in the figure below.

In case of the segmented memory mode the selected number of segment address bits (7...0, 3...0 or 1...0) of register CSP is output on the segment address pins A23/A19/A17...A16 of Port 4 for all external code accesses. For non-segmented memory mode or Single Chip Mode the content of this register is not significant, because all code accesses are automatically restricted to segment 0.

**Note:** The CSP register can only be read but not written by data operations. It is, however, modified either directly by means of the JMPS and CALLS instructions, or indirectly via the stack by means of the RETS and RETI instructions.

Upon the acceptance of an interrupt or the execution of a software TRAP instruction, the CSP register is automatically set to zero.





Figure 4-5
Addressing via the Code Segment Pointer

Note: When segmentation is disabled, the IP value is used directly as the 16-bit address.

## The Data Page Pointers DPP0, DPP1, DPP2, DPP3

These four non-bit addressable registers select up to four different data pages being active simultaneously at run-time. The lower 10 bits of each DPP register select one of the 1024 possible 16-Kbyte data pages while the upper 6 bits are reserved for future use. The DPP registers allow to access the entire memory space in pages of 16 Kbytes each.

The DPP registers are implicitly used, whenever data accesses to any memory location are made via indirect or direct long 16-bit addressing modes (except for override accesses via EXTended instructions and PEC data transfers). After reset, the Data Page Pointers are initialized in a way that all indirect or direct long 16-bit addresses result in identical 18-bit addresses. This allows to access data pages 3...0 within segment 0 as shown in the figure below. If the user does not want to use any data paging, no further action is required.



DPPx are significant, when segmentation is disabled.

Specifies the data page selected via DPPx. Only the least significant two bits of

Data paging is performed by concatenating the lower 14 bits of an indirect or direct long 16-bit address with the contents of the DDP register selected by the upper two bits of the 16-bit address. The content of the selected DPP register specifies one of the 1024 possible data pages. This data page base address together with the 14-bit page offset forms the physical 24/20/18-bit address.

In case of non-segmented memory mode, only the two least significant bits of the implicitly selected DPP register are used to generate the physical address. Thus, extreme care should be taken when changing the content of a DPP register, if a non-segmented memory model is selected, because otherwise unexpected results could occur.

In case of the segmented memory mode the selected number of segment address bits (9...2, 5...2 or 3...2) of the respective DPP register is output on the segment address pins A23/A19/A17...A16 of Port 4 for all external data accesses.

A DPP register can be updated via any instruction, which is capable of modifying an SFR.

**Note:** Due to the internal instruction pipeline, a new DPP value is not yet usable for the operand address calculation of the instruction immediately following the instruction updating the DPP register.





Figure 4-6 Addressing via the Data Page Pointers

#### The Context Pointer CP

This non-bit addressable register is used to select the current register context. This means that the CP register value determines the address of the first General Purpose Register (GPR) within the current register bank of up to 16 wordwide and/or bytewide GPRs.



Bit	Function
ср	Modifiable portion of register CP
	Specifies the (word) base address of the current register bank.  When writing a value to register CP with bits CP.11CP.9 = '000', bits
	CP.11CP.10 are set to '11' by hardware, in all other cases all bits of bit field "cp" receive the written value.

**Note:** It is the user's responsibility that the physical GPR address specified via CP register plus short GPR address must always be an internal RAM location. If this condition is not met, unexpected results may occur.

- Do not set CP below 00'F600<sub>H</sub> (C165) or below 00'FA00<sub>H</sub> (C163)
- Do not set CP above 00'FDFE<sub>H</sub>
- Be careful using the upper GPRs with CP above 00'FDE0H

The CP register can be updated via any instruction which is capable of modifying an SFR.

**Note:** Due to the internal instruction pipeline, a new CP value is not yet usable for GPR address calculations of the instruction immediately following the instruction updating the CP register.

The Switch Context instruction (SCXT) allows to save the content of register CP on the stack and updating it with a new value in just one machine cycle.




Figure 4-7
Register Bank Selection via Register CP

Several addressing modes use register CP implicitly for address calculations. The addressing modes mentioned below are described in chapter "Instruction Set Summary".

**Short 4-Bit GPR Addresses** (mnemonic: Rw or Rb) specify an address relative to the memory location specified by the contents of the CP register, ie. the base of the current register bank. Depending on whether a relative word (Rw) or byte (Rb) GPR address is specified, the short 4-bit GPR address is either multiplied by two or not before it is added to the content of register CP (see figure below). Thus, both byte and word GPR accesses are possible in this way.

GPRs used as indirect address pointers are always accessed wordwise. For some instructions only the first four GPRs can be used as indirect address pointers. These GPRs are specified via short 2-bit GPR addresses. The respective physical address calculation is identical to that for the short 4-bit GPR addresses.

**Short 8-Bit Register Addresses** (mnemonic: reg or bitoff) within a range from  $F0_H$  to  $FF_H$  interpret the four least significant bits as short 4-bit GPR address, while the four most significant bits are ignored. The respective physical GPR address calculation is identical to that for the short 4-bit GPR addresses. For single bit accesses on a GPR, the GPR's word address is calculated as just described, but the position of the bit within the word is specified by a separate additional 4-bit value.




Figure 4-8 Implicit CP Use by Short GPR Addressing Modes


#### The Stack Pointer SP

This non-bit addressable register is used to point to the top of the internal system stack (TOS). The SP register is pre-decremented whenever data is to be pushed onto the stack, and it is post-incremented whenever data is to be popped from the stack. Thus, the system stack grows from higher toward lower memory locations.

Since the least significant bit of register SP is tied to '0' and bits 15 through 12 are tied to '1' by hardware, the SP register can only contain values from  $F000_H$  to  $FFFE_H$ . This allows to access a physical stack within the internal RAM of the C165/C163. A virtual stack (usually bigger) can be realized via software. This mechanism is supported by registers STKOV and STKUN (see respective descriptions below).

The SP register can be updated via any instruction, which is capable of modifying an SFR.


**Note:** Due to the internal instruction pipeline, a POP or RETURN instruction must not immediately follow an instruction updating the SP register.



#### The Stack Overflow Pointer STKOV

This non-bit addressable register is compared against the SP register after each operation, which pushes data onto the system stack (eg. PUSH and CALL instructions or interrupts) and after each subtraction from the SP register. If the content of the SP register is less than the content of the STKOV register, a stack overflow hardware trap will occur.

Since the least significant bit of register STKOV is tied to '0' and bits 15 through 12 are tied to '1' by hardware, the STKOV register can only contain values from F000<sub>H</sub> to FFFE<sub>H</sub>.



Bit	Function
stkov	Modifiable portion of register STKOV
	Specifies the lower limit of the internal system stack.

The Stack Overflow Trap (entered when (SP) < (STKOV)) may be used in two different ways:


- Fatal error indication treats the stack overflow as a system error through the associated trap service routine. Under these circumstances data in the bottom of the stack may have been overwritten by the status information stacked upon servicing the stack overflow trap.
- Automatic system stack flushing allows to use the system stack as a 'Stack Cache' for a bigger external user stack. In this case register STKOV should be initialized to a value, which represents the desired lowest Top of Stack address plus 12 according to the selected maximum stack size. This considers the worst case that will occur, when a stack overflow condition is detected just during entry into an interrupt service routine. Then, six additional stack word locations are required to push IP, PSW, and CSP for both the interrupt service routine and the hardware trap service routine.

More details about the stack overflow trap service routine and virtual stack management are given in chapter "System Programming".

#### The Stack Underflow Pointer STKUN

This non-bit addressable register is compared against the SP register after each operation, which pops data from the system stack (eg. POP and RET instructions) and after each addition to the SP register. If the content of the SP register is greater than the the content of the STKUN register, a stack underflow hardware trap will occur.

Since the least significant bit of register STKUN is tied to '0' and bits 15 through 12 are tied to '1' by hardware, the STKUN register can only contain values from F000<sub>H</sub> to FFFE<sub>H</sub>.



Bit	Function
stkun	Modifiable portion of register STKUN
	Specifies the upper limit of the internal system stack.

The Stack Underflow Trap (entered when (SP) > (STKUN)) may be used in two different ways:

- Fatal error indication treats the stack underflow as a system error through the associated trap service routine.
- Automatic system stack refilling allows to use the system stack as a 'Stack Cache' for a bigger external user stack. In this case register STKUN should be initialized to a value, which represents the desired highest Bottom of Stack address.

More details about the stack underflow trap service routine and virtual stack management are given in chapter "System Programming".

#### Scope of Stack Limit Control


The stack limit control realized by the register pair STKOV and STKUN detects cases where the stack pointer SP is moved outside the defined stack area either by ADD or SUB instructions or by PUSH or POP operations (explicit or implicit, ie. CALL or RET instructions).

This control mechanism is not triggered, ie. no stack trap is generated, when

- the stack pointer SP is directly updated via MOV instructions
- the limits of the stack area (STKOV, STKUN) are changed, so that SP is outside of the new limits.

## The Multiply/Divide High Register MDH

This register is a part of the 32-bit multiply/divide register, which is implicitly used by the CPU, when it performs a multiplication or a division. After a multiplication, this non-bit addressable register represents the high order 16 bits of the 32-bit result. For long divisions, the MDH register must be loaded with the high order 16 bits of the 32-bit dividend before the division is started. After any division, register MDH represents the 16-bit remainder.



Bit	Function
mdh	Specifies the high order 16 bits of the 32-bit multiply and divide register MD.


Whenever this register is updated via software, the Multiply/Divide Register In Use (MDRIU) flag in the Multiply/Divide Control register (MDC) is set to '1'.

When a multiplication or division is interrupted before its completion and when a new multiply or divide operation is to be performed within the interrupt service routine, register MDH must be saved along with registers MDL and MDC to avoid erroneous results.

A detailed description of how to use the MDH register for programming multiply and divide algorithms can be found in chapter "System Programming".

# The Multiply/Divide Low Register MDL

This register is a part of the 32-bit multiply/divide register, which is implicitly used by the CPU, when it performs a multiplication or a division. After a multiplication, this non-bit addressable register represents the low order 16 bits of the 32-bit result. For long divisions, the MDL register must be loaded with the low order 16 bits of the 32-bit dividend before the division is started. After any division, register MDL represents the 16-bit quotient.



Bit	Function
mdl	Specifies the low order 16 bits of the 32-bit multiply and divide register MD.

Whenever this register is updated via software, the Multiply/Divide Register In Use (MDRIU) flag in the Multiply/Divide Control register (MDC) is set to '1'. The MDRIU flag is cleared, whenever the MDL register is read via software.

When a multiplication or division is interrupted before its completion and when a new multiply or divide operation is to be performed within the interrupt service routine, register MDL must be saved along with registers MDH and MDC to avoid erroneous results.

A detailed description of how to use the MDL register for programming multiply and divide algorithms can be found in chapter "System Programming".

# The Multiply/Divide Control Register MDC

This bit addressable 16-bit register is implicitly used by the CPU, when it performs a multiplication or a division. It is used to store the required control information for the corresponding multiply or divide operation. Register MDC is updated by hardware during each single cycle of a multiply or divide instruction.

MDC	(FF0E	<sub>H</sub> / 87	н)				SI	FR				Res	set Va	lue: 0	000 <sub>H</sub>
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ı	-	-	-	-	-	-	-	!!	!!	!!	MDR IU	!!	!!	!!	!!
-	-	_	-	-	-	-	-	r(w)	r(w)	r(w)	r(w)	r(w)	r(w)	r(w)	r(w)

Bit	Function
MDRIU	<ul> <li>Multiply/Divide Register In Use</li> <li>'0': Cleared, when register MDL is read via software.</li> <li>'1': Set when register MDL or MDH is written via software, or when a multiply or divide instruction is executed.</li> </ul>
!!	Internal Machine Status The multiply/divide unit uses these bits to control internal operations. Never modify these bits without saving and restoring register MDC.

When a division or multiplication was interrupted before its completion and the multiply/divide unit is required, the MDC register must first be saved along with registers MDH and MDL (to be able to restart the interrupted operation later), and then it must be cleared prepare it for the new calculation. After completion of the new division or multiplication, the state of the interrupted multiply or divide operation must be restored.

The MDRIU flag is the only portion of the MDC register which might be of interest for the user. The remaining portions of the MDC register are reserved for dedicated use by the hardware, and should never be modified by the user in another way than described above. Otherwise, a correct continuation of an interrupted multiply or divide operation cannot be guaranteed.

A detailed description of how to use the MDC register for programming multiply and divide algorithms can be found in chapter "System Programming".

# The Constant Zeros Register ZEROS

All bits of this bit-addressable register are fixed to '0' by hardware. This register can be read only. Register ZEROS can be used as a register-addressable constant of all zeros, ie. for bit manipulation or mask generation. It can be accessed via any instruction, which is capable of addressing an SFR.

ZERC	S (FF	1C <sub>H</sub> /	8E <sub>H</sub> )				SF	FR				Res	set Va	lue: 0	000 <sub>H</sub>	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	

# **The Constant Ones Register ONES**

All bits of this bit-addressable register are fixed to '1' by hardware. This register can be read only. Register ONES can be used as a register-addressable constant of all ones, ie. for bit manipulation or mask generation. It can be accessed via any instruction, which is capable of addressing an SFR.

ONES	(FF1	E <sub>H</sub> / 8	F <sub>H</sub> )			SFR						Reset Value: FF					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1		
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r		

## 5 Interrupt and Trap Functions

The architecture of the C165/C163 supports several mechanisms for fast and flexible response to service requests that can be generated from various sources internal or external to the microcontroller.

These mechanisms include:

#### **Normal Interrupt Processing**

The CPU temporarily suspends the current program execution and branches to an interrupt service routine in order to service an interrupt requesting device. The current program status (IP, PSW, in segmentation mode also CSP) is saved on the internal system stack. A prioritization scheme with 16 priority levels allows the user to specify the order in which multiple interrupt requests are to be handled.

#### **Interrupt Processing via the Peripheral Event Controller (PEC)**

A faster alternative to normal software controlled interrupt processing is servicing an interrupt requesting device with the C165/C163's integrated Peripheral Event Controller (PEC). Triggered by an interrupt request, the PEC performs a single word or byte data transfer between any two locations in segment 0 (data pages 0 through 3) through one of eight programmable PEC Service Channels. During a PEC transfer the normal program execution of the CPU is halted for just 1 instruction cycle. No internal program status information needs to be saved. The same prioritization scheme is used for PEC service as for normal interrupt processing. PEC transfers share the 2 highest priority levels.

#### **Trap Functions**

Trap functions are activated in response to special conditions that occur during the execution of instructions. A trap can also be caused externally by the Non-Maskable Interrupt pin  $\overline{\text{NMI}}$ . Several hardware trap functions are provided for handling erroneous conditions and exceptions that arise during the execution of an instruction. Hardware traps always have highest priority and cause immediate system reaction. The software trap function is invoked by the TRAP instruction, which generates a software interrupt for a specified interrupt vector. For all types of traps the current program status is saved on the system stack.

#### **External Interrupt Processing**

Although the C165/C163 does not provide dedicated interrupt pins, it allows to connect external interrupt sources and provides several mechanisms to react on external events, including standard inputs, non-maskable interrupts and fast external interrupts. These interrupt functions are alternate port functions, except for the non-maskable interrupt and the reset input.

# 5.1 Interrupt System Structure

The C165/C163 provides 28/20 separate interrupt nodes that may be assigned to 16 priority levels. In order to support modular and consistent software design techniques, each source of an interrupt or PEC request is supplied with a separate interrupt control register and interrupt vector. The control register contains the interrupt request flag, the interrupt enable bit, and the interrupt priority of the associated source. Each source request is activated by one specific event, depending on the selected operating mode of the respective device. The only exceptions are the two serial channels of the C165/C163, where an error interrupt request can be generated by different kinds of error. However, specific status flags which identify the type of error are implemented in the serial channels' control registers.

The C165/C163 provides a vectored interrupt system. In this system specific vector locations in the memory space are reserved for the reset, trap, and interrupt service functions. Whenever a request occurs, the CPU branches to the location that is associated with the respective interrupt source. This allows direct identification of the source that caused the request. The only exceptions are the class B hardware traps, which all share the same interrupt vector. The status flags in the Trap Flag Register (TFR) can then be used to determine which exception caused the trap. For the special software TRAP instruction, the vector address is specified by the operand field of the instruction, which is a seven bit trap number.

The reserved vector locations build a jump table in the low end of the C165/C163's address space (segment 0). The jump table is made up of the appropriate jump instructions that transfer control to the interrupt or trap service routines, which may be located anywhere within the address space. The entries of the jump table are located at the lowest addresses in code segment 0 of the address space. Each entry occupies 2 words, except for the reset vector and the hardware trap vectors, which occupy 4 or 8 words.

The table below lists all sources that are capable of requesting interrupt or PEC service in the C165/C163, the associated interrupt vectors, their locations and the associated trap numbers. It also lists the mnemonics of the affected Interrupt Request flags and their corresponding Interrupt Enable flags. The mnemonics are composed of a part that specifies the respective source, followed by a part that specifies their function (IR=Interrupt Request flag, IE=Interrupt Enable flag).

The shaded rows describe interrupt nodes that are defined only for the C165 or the C163 (the others are common). The nodes indexed with '165' are dedicated to the C165 (the C163 has only 20 interrupt nodes). The nodes indexed with '163' are dedicated to the C163 and are X-Peripheral nodes in the C165 (see note below) as the C165 neither has an SSP nor a PLL.

**Note:** The X-Peripheral nodes in the table are prepared to accept interrupt requests from integrated XBUS peripherals. Those of these nodes, where no X-Peripherals are connected, may be used to generate software controlled interrupt requests by setting the respective XPnIR bit, as with the Software Nodes.

The "External Interrupt Nodes" and the "Software Nodes" use naming conventions that are compatible with the respective C167 interrupt nodes

# **SIEMENS**

Source of Interrupt of PEC Service Reques		Request Flag	Enable Flag	Interrupt Vector	Vector Location	Trap Number
External Interrupt 0		CC8IR	CC8IE	CC8INT	00'0060 <sub>H</sub>	18 <sub>H</sub> / 24 <sub>D</sub>
External Interrupt 1		CC9IR	CC9IE	CC9INT	00'0064 <sub>H</sub>	19 <sub>H</sub> / 25 <sub>D</sub>
External Interrupt 2		CC10IR	CC10IE	CC10INT	00'0068 <sub>H</sub>	1A <sub>H</sub> / 26 <sub>D</sub>
External Interrupt 3		CC11IR	CC11IE	CC11INT	00'006C <sub>H</sub>	1B <sub>H</sub> / 27 <sub>D</sub>
External Interrupt 4		CC12IR	CC12IE	CC12INT	00'0070 <sub>H</sub>	1C <sub>H</sub> / 28 <sub>D</sub>
External Interrupt 5		CC13IR	CC13IE	CC13INT	00'0074 <sub>H</sub>	1D <sub>H</sub> / 29 <sub>D</sub>
External Interrupt 6		CC14IR	CC14IE	CC14INT	00'0078 <sub>H</sub>	1E <sub>H</sub> / 30 <sub>D</sub>
External Interrupt 7		CC15IR	CC15IE	CC15INT	00'007C <sub>H</sub>	1F <sub>H</sub> / 31 <sub>D</sub>
GPT1 Timer 2		T2IR	T2IE	T2INT	00'0088 <sub>H</sub>	22 <sub>H</sub> / 34 <sub>D</sub>
GPT1 Timer 3		T3IR	T3IE	T3INT	00'008C <sub>H</sub>	23 <sub>H</sub> / 35 <sub>D</sub>
GPT1 Timer 4		T4IR	T4IE	T4INT	00'0090 <sub>H</sub>	24 <sub>H</sub> / 36 <sub>D</sub>
GPT2 Timer 5		T5IR	T5IE	T5INT	00'0094 <sub>H</sub>	25 <sub>H</sub> / 37 <sub>D</sub>
GPT2 Timer 6		T6IR	T6IE	T6INT	00'0098 <sub>H</sub>	26 <sub>H</sub> / 38 <sub>D</sub>
GPT2 CAPREL Regis	ster	CRIR	CRIE	CRINT	00'009C <sub>H</sub>	27 <sub>H</sub> / 39 <sub>D</sub>
ASC0 Transmit		S0TIR	S0TIE	SOTINT	00'00A8 <sub>H</sub>	2A <sub>H</sub> / 42 <sub>D</sub>
ASC0 Transmit Buffe	r	S0TBIR	S0TBIE	S0TBINT	00'011C <sub>H</sub>	47 <sub>H</sub> / 71 <sub>D</sub>
ASC0 Receive		S0RIR	S0RIE	SORINT	00'00AC <sub>H</sub>	2B <sub>H</sub> / 43 <sub>D</sub>
ASC0 Error		S0EIR	S0EIE	S0EINT	00'00B0 <sub>H</sub>	2C <sub>H</sub> / 44 <sub>D</sub>
SSC Transmit	165	SSCTIR	SSCTIE	SSCTINT	00'00B4 <sub>H</sub>	2D <sub>H</sub> / 45 <sub>D</sub>
SSC Receive	165	SSCRIR	SSCRIE	SSCRINT	00'00B8 <sub>H</sub>	2E <sub>H</sub> / 46 <sub>D</sub>
SSC Error	165	SSCEIR	SSCEIE	SSCEINT	00'00BC <sub>H</sub>	2F <sub>H</sub> / 47 <sub>D</sub>
X-Peripheral Node 0	165	XP0IR	XP0IE	XP0INT	00'0100 <sub>H</sub>	40 <sub>H</sub> / 64 <sub>D</sub>
SSP Interrupt	163	XP1IR	XP1IE	XP1INT	00'0104 <sub>H</sub>	41 <sub>H</sub> / 65 <sub>D</sub>
X-Peripheral Node 2	165	XP2IR	XP2IE	XP2INT	00'0108 <sub>H</sub>	42 <sub>H</sub> / 66 <sub>D</sub>
PLL Unlock / OWD	163	XP3IR	XP3IE	XP3INT	00'010C <sub>H</sub>	43 <sub>H</sub> / 67 <sub>D</sub>
Software Node 165		CC29IR	CC29IE	CC29INT	00'0110 <sub>H</sub>	44 <sub>H</sub> / 68 <sub>D</sub>
Software Node	165	CC30IR	CC30IE	CC30INT	00'0114 <sub>H</sub>	45 <sub>H</sub> / 69 <sub>D</sub>
Software Node	165	CC31IR	CC31IE	CC31INT	00'0118 <sub>H</sub>	46 <sub>H</sub> / 70 <sub>D</sub>

**Note:** Each entry of the interrupt vector table provides room for two word instructions or one doubleword instruction. The respective vector location results from multiplying the trap number by 4 (4 bytes per entry).

The table below lists the vector locations for hardware traps and the corresponding status flags in register TFR. It also lists the priorities of trap service for cases, where more than one trap condition might be detected within the same instruction. After any reset (hardware reset, software reset instruction SRST, or reset by watchdog timer overflow) program execution starts at the reset vector at location 00'0000<sub>H</sub>. Reset conditions have priority over every other system activity and therefore have the highest priority (trap priority III).

Software traps may be initiated to any vector location between  $00'0000_H$  and  $00'01FC_H$ . A service routine entered via a software TRAP instruction is always executed on the current CPU priority level which is indicated in bit field ILVL in register PSW. This means that routines entered via the software TRAP instruction can be interrupted by all hardware traps or higher level interrupt requests.

Exception Condition	Trap	Trap Vector	Vector Location	Trap Number	Trap Priority
	Flag	vector	Location	Number	Priority
Reset Functions: Hardware Reset		RESET	00'0000 <sub>H</sub>	00	III
Software Reset		RESET	00'0000 <sub>H</sub>	00 <sub>H</sub>   00 <sub>H</sub>	
Watchdog Timer Over-		RESET	00'0000 <sub>H</sub>	00 <sub>H</sub>	iii
flow		I COLI	00 0000H	OOH	'''
Class A Hardware Traps:					
Non-Maskable Interrupt	NMI	NMITRAP	00'0008 <sub>H</sub>	02 <sub>H</sub>	II
Stack Overflow	STKOF	STOTRAP	00'0010 <sub>H</sub>	04 <sub>H</sub>	II
Stack Underflow	STKUF	STUTRAP	00'0018 <sub>H</sub>	06 <sub>H</sub>	II
Class B Hardware Traps:					
Undefined Opcode	UNDOPC	BTRAP	00'0028 <sub>H</sub>	0A <sub>H</sub>	I
Protected Instruction	PRTFLT	BTRAP	00'0028 <sub>H</sub>	0A <sub>H</sub>	I
Fault					
Illegal Word Operand	ILLOPA	BTRAP	00'0028 <sub>H</sub>	0A <sub>H</sub>	I
Access					
Illegal Instruction Access	ILLINA	BTRAP	00'0028 <sub>H</sub>	0A <sub>H</sub>	
Illegal External Bus	ILLBUS	BTRAP	00'0028 <sub>H</sub>	0A <sub>H</sub>	
Access					
Reserved			$[2C_{H} - 3C_{H}]$	$[0B_{H} - 0F_{H}]$	
Software Traps			Any	Any	Current
TRAP Instruction			[00'0000 <sub>H</sub> –	$[00_{H} - 7F_{H}]$	CPU
			00'01FC <sub>H</sub> ]		Priority
			in steps		
			of 4 <sub>H</sub>		

# **Normal Interrupt Processing and PEC Service**

During each instruction cycle one out of all sources which require PEC or interrupt processing is selected according to its interrupt priority. This priority of interrupts and PEC requests is programmable in two levels. Each requesting source can be assigned to a specific priority. A second level (called "group priority") allows to specify an internal order for simultaneous requests from a group of different sources on the same priority level. At the end of each instruction cycle the one source request with the highest current priority will be determined by the interrupt system. This request will then be serviced, if its priority is higher than the current CPU priority in register PSW.


## **Interrupt System Register Description**

Interrupt processing is controlled globally by register PSW through a general interrupt enable bit (IEN) and the CPU priority field (ILVL). Additionally the different interrupt sources are controlled individually by their specific interrupt control registers (...IC). Thus, the acceptance of requests by the CPU is determined by both the individual interrupt control registers and the PSW. PEC services are controlled by the respective PECCx register and the source and destination pointers, which specify the task of the respective PEC service channel.

## **Interrupt Control Registers**

All interrupt control registers are organized identically. The lower 8 bits of an interrupt control register contain the complete interrupt status information of the associated source, which is required during one round of prioritization, the upper 8 bits of the respective register are reserved. All interrupt control registers are bit-addressable and all bits can be read or written via software. This allows each interrupt source to be programmed or modified with just one instruction. When accessing interrupt control registers through instructions which operate on word data types, their upper 8 bits (15...8) will return zeros, when read, and will discard written data.

The layout of the Interrupt Control registers shown below applies to each xxIC register, where xx stands for the mnemonic for the respective source.



Bit	Function
GLVL	Group Level Defines the internal order for simultaneous requests of the same priority. 3: Highest group priority 0: Lowest group priority
ILVL	Interrupt Priority Level Defines the priority level for the arbitration of requests. F <sub>H</sub> : Highest priority level 0 <sub>H</sub> : Lowest priority level
xxIE	Interrupt Enable Control Bit (individually enables/disables a specific source) '0': Interrupt request is disabled '1': Interrupt Request is enabled
xxIR	Interrupt Request Flag '0': No request pending '1': This source has raised an interrupt request

The **Interrupt Request Flag** is set by hardware whenever a service request from the respective source occurs. It is cleared automatically upon entry into the interrupt service routine or upon a PEC service. In the case of PEC service the Interrupt Request flag remains set, if the COUNT field in register PECCx of the selected PEC channel decrements to zero. This allows a normal CPU interrupt to respond to a completed PEC block transfer.

**Note:** Modifying the Interrupt Request flag via software causes the same effects as if it had been set or cleared by hardware.

#### **Interrupt Priority Level and Group Level**

The four bits of bit field ILVL specify the priority level of a service request for the arbitration of simultaneous requests. The priority increases with the numerical value of ILVL, so  $0000_B$  is the lowest and  $1111_B$  is the highest priority level.

When more than one interrupt request on a specific level gets active at the same time, the values in the respective bit fields GLVL are used for second level arbitration to select one request for being serviced. Again the group priority increases with the numerical value of GLVL, so  $00_B$  is the lowest and  $11_B$  is the highest group priority.

**Note:** All interrupt request sources that are enabled and programmed to the same priority level must always be programmed to different group priorities. Otherwise an incorrect interrupt vector will be generated.

Upon entry into the interrupt service routine, the priority level of the source that won the arbitration and who's priority level is higher than the current CPU level, is copied into bit field ILVL of register PSW after pushing the old PSW contents on the stack.

The interrupt system of the C165/C163 allows nesting of up to 15 interrupt service routines of different priority levels (level 0 cannot be arbitrated).

Interrupt requests that are programmed to priority levels 15 or 14 (ie,  $ILVL=111X_B$ ) will be serviced by the PEC, unless the COUNT field of the associated PECC register contains zero. In this case the request will instead be serviced by normal interrupt processing. Interrupt requests that are programmed to priority levels 13 through 1 will always be serviced by normal interrupt processing.

**Note:** Priority level 0000<sub>B</sub> is the default level of the CPU. Therefore a request on level 0 will never be serviced, because it can never interrupt the CPU. However, an enabled interrupt request on level 0000<sub>B</sub> will terminate the C165/C163's Idle mode and reactivate the CPU.

For interrupt requests which are to be serviced by the PEC, the associated PEC channel number is derived from the respective ILVL (LSB) and GLVL (see figure below). So programming a source to priority level 15 (ILVL=1111<sub>B</sub>) selects the PEC channel group 7...4, programming a source to priority level 14 (ILVL=1110<sub>B</sub>) selects the PEC channel group 3...0. The actual PEC channel number is then determined by the group priority field GLVL.




Figure 5-1
Priority Levels and PEC Channels

Simultaneous requests for PEC channels are prioritized according to the PEC channel number, where channel 0 has lowest and channel 8 has highest priority.

**Note:** All sources that request PEC service must be programmed to different PEC channels. Otherwise an incorrect PEC channel may be activated.

The table below shows in a few examples, which action is executed with a given programming of an interrupt control register.

Priority	Level	Т	ype of Service
ILVL	GLVL	COUNT = 00H	COUNT ≠ 00 <sub>H</sub>
111 <b>1</b>	11	CPU interrupt, level 15, group priority 3	PEC service, channel 7
111 <b>1</b>	10	CPU interrupt, level 15, group priority 2	PEC service, channel 6
1110	1 0	CPU interrupt, level 14, group priority 2	PEC service, channel 2
1101	1 0	CPU interrupt, level 13, group priority 2	CPU interrupt, level 13, group priority 2
0001	1 1	CPU interrupt, level 1, group priority 3	CPU interrupt, level 1, group priority 3
0001	0 0	CPU interrupt, level 1, group priority 0	CPU interrupt, level 1, group priority 0
0000	ХХ	No service!	No service!

**Note:** All requests on levels 13...1 cannot initiate PEC transfers. They are always serviced by an interrupt service routine. No PECC register is associated and no COUNT field is checked.

# **Interrupt Control Functions in the PSW**

The Processor Status Word (PSW) is functionally divided into 2 parts: the lower byte of the PSW basically represents the arithmetic status of the CPU, the upper byte of the PSW controls the interrupt system of the C165/C163 and the arbitration mechanism for the external bus interface.

**Note:** Pipeline effects have to be considered when enabling/disabling interrupt requests via modifications of register PSW (see chapter "The Central Processing Unit").

**ILVL** 


**IEN** 

**CPU Priority Level** 

F<sub>H</sub>: Highest priority level 0<sub>H</sub>: Lowest priority level

'0': Interrupt requests are disabled '1': Interrupt requests are enabled

Defines the current priority level for the CPU



**CPU Priority ILVL** defines the current level for the operation of the CPU. This bit field reflects the priority level of the routine that is currently executed. Upon the entry into an interrupt service routine this bit field is updated with the priority level of the request that is being serviced. The PSW is saved on the system stack before. The CPU level determines the minimum interrupt priority level that will be serviced. Any request on the same or a lower level will not be acknowledged.

Interrupt Enable Control Bit (globally enables/disables interrupt requests)

The current CPU priority level may be adjusted via software to control which interrupt request sources will be acknowledged.

PEC transfers do not really interrupt the CPU, but rather "steal" a single cycle, so PEC services do not influence the ILVL field in the PSW.

Hardware traps switch the CPU level to maximum priority (ie. 15) so no interrupt or PEC requests will be acknowledged while an exception trap service routine is executed.

**Note:** The TRAP instruction does not change the CPU level, so software invoked trap service routines may be interrupted by higher requests.


**Interrupt Enable bit IEN** globally enables or disables PEC operation and the acceptance of interrupts by the CPU. When IEN is cleared, no interrupt requests are accepted by the CPU. When IEN is set to '1', all interrupt sources, which have been individually enabled by the interrupt enable bits in their associated control registers, are globally enabled.

Note: Traps are non-maskable and are therefore not affected by the IEN bit.

## 5.2 Operation of the PEC Channels

The C165/C163's Peripheral Event Controller (PEC) provides 8 PEC service channels, which move a single byte or word between two locations in segment 0 (data pages 3...0). This is the fastest possible interrupt response and in many cases is sufficient to service the respective peripheral request (eg. serial channels, etc.). Each channel is controlled by a dedicated PEC Channel Counter/Control register (PECCx) and a pair of pointers for source (SRCPx) and destination (DSTPx) of the data transfer.

The PECC registers control the action that is performed by the respective PEC channel.



Bit	Function
COUNT	PEC Transfer Count Counts PEC transfers and influences the channel's action (see table below)
BWT	Byte / Word Transfer Selection 0: Transfer a Word 1: Transfer a Byte
INC	Increment Control (Modification of SRCPx or DSTPx) 0 0: Pointers are not modified 0 1: Increment DSTPx by 1 or 2 (BWT) 1 0: Increment SRCPx by 1 or 2 (BWT) 1 1: Reserved. Do not use this combination. (changed to 10 by hardware)

#### **PEC Control Register Addresses**

Register	Address	Reg. Space	Register	Address	Reg. Space
PECC0	FEC0 <sub>H</sub> / 60 <sub>H</sub>	SFR	PECC4	FEC8 <sub>H</sub> / 64 <sub>H</sub>	SFR
PECC1	FEC2 <sub>H</sub> / 61 <sub>H</sub>	SFR	PECC5	FECA <sub>H</sub> / 65 <sub>H</sub>	SFR
PECC2	FEC4 <sub>H</sub> / 62 <sub>H</sub>	SFR	PECC6	FECC <sub>H</sub> / 66 <sub>H</sub>	SFR
PECC3	FEC6 <sub>H</sub> / 63 <sub>H</sub>	SFR	PECC7	FECE <sub>H</sub> / 67 <sub>H</sub>	SFR

**Byte/Word Transfer bit BWT** controls, if a byte or a word is moved during a PEC service cycle. This selection controls the transferred data size and the increment step for the modified pointer.

**Increment Control Field INC** controls, if one of the PEC pointers is incremented after the PEC transfer. It is not possible to increment both pointers, however. If the pointers are not modified (INC='00'), the respective channel will always move data from the same source to the same destination.

**Note:** The reserved combination '11' is changed to '10' by hardware. However, it is not recommended to use this combination.

The PEC Transfer Count Field COUNT controls the action of a respective PEC channel, where the content of bit field COUNT at the time the request is activated selects the action. COUNT may allow a specified number of PEC transfers, unlimited transfers or no PEC service at all.

The table below summarizes, how the COUNT field itself, the interrupt requests flag IR and the PEC channel action depends on the previous content of COUNT.

Previous COUNT	Modified COUNT	IR after PEC service	Action of PEC Channel and Comments
FF <sub>H</sub>	FF <sub>H</sub>	'0'	Move a Byte / Word Continuous transfer mode, ie. COUNT is not modified
FE <sub>H</sub> 02 <sub>H</sub>	FD <sub>H</sub> 01 <sub>H</sub>	'0'	Move a Byte / Word and decrement COUNT
01 <sub>H</sub>	00 <sub>H</sub>	'1'	Move a Byte / Word Leave request flag set, which triggers another request
00 <sub>H</sub>	00 <sub>H</sub>	('1')	No action! Activate interrupt service routine rather than PEC channel.

The PEC transfer counter allows to service a specified number of requests by the respective PEC channel, and then (when COUNT reaches  $00_H$ ) activate the interrupt service routine, which is associated with the priority level. After each PEC transfer the COUNT field is decremented and the request flag is cleared to indicate that the request has been serviced.

**Continuous transfers** are selected by the value FF<sub>H</sub> in bit field COUNT. In this case COUNT is not modified and the respective PEC channel services any request until it is disabled again.

When COUNT is decremented from  $01_{\rm H}$  to  $00_{\rm H}$  after a transfer, the request flag is not cleared, which generates another request from the same source. When COUNT already contains the value  $00_{\rm H}$ , the respective PEC channel remains idle and the associated interrupt service routine is activated instead. This allows to choose, if a level 15 or 14 request is to be serviced by the PEC or by the interrupt service routine.

**Note:** PEC transfers are only executed, if their priority level is higher than the CPU level, ie. only PEC channels 7...4 are processed, while the CPU executes on level 14.

All interrupt request sources that are enabled and programmed for PEC service should use different channels. Otherwise only one transfer will be performed for all simultaneous requests. When COUNT is decremented to 00<sub>H</sub>, and the CPU is to be interrupted, an incorrect interrupt vector will be generated.

**The source and destination pointers** specifiy the locations between which the data is to be moved. A pair of pointers (SRCPx and DSTPx) is associated with each of the 8 PEC channels. These pointers do not reside in specific SFRs, but are mapped into the internal RAM of the C165/C163 just below the bit-addressable area (see figure below).

DSTP7         00'FCFEH         DSTP3         00'FCEEH           SRCP7         00'FCFCH         SRCP3         00'FCECH           DSTP6         00'FCFAH         DSTP2         00'FCEAH           SRCP6         00'FCF8H         SRCP2         00'FCE8H           DSTP5         00'FCF6H         DSTP1         00'FCE6H           SRCP5         00'FCF4H         SRCP1         00'FCE4H           DSTP4         00'FCF2H         DSTP0         00'FCE2H				
DSTP6         00'FCFA <sub>H</sub> DSTP2         00'FCEA <sub>H</sub> SRCP6         00'FCF8 <sub>H</sub> SRCP2         00'FCE8 <sub>H</sub> DSTP5         00'FCF6 <sub>H</sub> DSTP1         00'FCE6 <sub>H</sub> SRCP5         00'FCF4 <sub>H</sub> SRCP1         00'FCE4 <sub>H</sub> DSTP4         00'FCF2 <sub>H</sub> DSTP0         00'FCE2 <sub>H</sub>	DSTP7	00'FCFE <sub>H</sub>	DSTP3	00'FCEE <sub>H</sub>
SRCP6         00'FCF8 <sub>H</sub> SRCP2         00'FCE8 <sub>H</sub> DSTP5         00'FCF6 <sub>H</sub> DSTP1         00'FCE6 <sub>H</sub> SRCP5         00'FCF4 <sub>H</sub> SRCP1         00'FCE4 <sub>H</sub> DSTP4         00'FCF2 <sub>H</sub> DSTP0         00'FCE2 <sub>H</sub>	SRCP7	00'FCFC <sub>H</sub>	SRCP3	00'FCEC <sub>H</sub>
DSTP5         00°FCF6 <sub>H</sub> DSTP1         00°FCE6 <sub>H</sub> SRCP5         00°FCF4 <sub>H</sub> SRCP1         00°FCE4 <sub>H</sub> DSTP4         00°FCF2 <sub>H</sub> DSTP0         00°FCE2 <sub>H</sub>	DSTP6	00'FCFA <sub>H</sub>	DSTP2	00'FCEA <sub>H</sub>
SRCP5         00°FCF4 <sub>H</sub> SRCP1         00°FCE4 <sub>H</sub> DSTP4         DSTP0         00°FCE2 <sub>H</sub>	SRCP6	00'FCF8 <sub>H</sub>	SRCP2	00'FCE8 <sub>H</sub>
DSTP4 00°FCF2 <sub>H</sub> DSTP0 00°FCE2 <sub>H</sub>	DSTP5	00'FCF6 <sub>H</sub>	DSTP1	00'FCE6 <sub>H</sub>
	SRCP5	00'FCF4 <sub>H</sub>	SRCP1	00'FCE4 <sub>H</sub>
CDCD4 COUTOTO	DSTP4	00'FCF2 <sub>H</sub>	DSTP0	00'FCE2 <sub>H</sub>
SKCP4   00'FCF0H   SKCPU   00'FCE0H	SRCP4	00'FCF0 <sub>H</sub>	SRCP0	00'FCE0 <sub>H</sub>
		_		7

Figure 5-2
Mapping of PEC Pointers into the Internal RAM

PEC data transfers do not use the data page pointers DPP3...DPP0. The PEC source and destination pointers are used as 16-bit intra-segment addresses within segment 0, so data can be transferred between any two locations within the first four data pages 3...0.

The pointer locations for inactive PEC channels may be used for general data storage. Only the required pointers occupy RAM locations.

**Note:** If word data transfer is selected for a specific PEC channel (ie. BWT='0'), the respective source and destination pointers must both contain a valid word address which points to an even byte boundary. Otherwise the Illegal Word Access trap will be invoked, when this channel is used.

#### 5.3 Prioritization of Interrupt and PEC Service Requests

Interrupt and PEC service requests from all sources can be enabled, so they are arbitrated and serviced (if they win), or they may be disabled, so their requests are disregarded and not serviced.

Enabling and disabling interrupt requests may be done via three mechanisms:

**Control Bits** allow to switch each individual source "ON" or "OFF", so it may generate a request or not. The control bits (xxIE) are located in the respective interrupt control registers. All interrupt requests may be enabled or disabled generally via bit IEN in register PSW. This control bit is the "main switch" that selects, if requests from any source are accepted or not.

For a specific request to be arbitrated the respective source's enable bit and the global enable bit must both be set.

The Priority Level automatically selects a certain group of interrupt requests that will be acknowledged, disclosing all other requests. The priority level of the source that won the arbitration is compared against the CPU's current level and the source is only serviced, if its level is higher than the current CPU level. Changing the CPU level to a specific value via software blocks all requests on the same or a lower level. An interrupt source that is assigned to level 0 will be disabled and never be serviced.

**The ATOMIC and EXTend instructions** automatically disable all interrupt requests for the duration of the following 1...4 instructions. This is useful eg. for semaphore handling and does not require to re-enable the interrupt system after the unseparable instruction sequence (see chapter "System Programming").

### **Interrupt Class Management**

An interrupt class covers a set of interrupt sources with the same importance, ie. the same priority from the system's viewpoint. Interrupts of the same class must not interrupt each other. The C165/C163 supports this function with two features:

Classes with up to 4 members can be established by using the same interrupt priority (ILVL) and assigning a dedicated group level (GLVL) to each member. This functionality is built-in and handled automatically by the interrupt controller.

Classes with more than 4 members can be established by using a number of adjacent interrupt priorities (ILVL) and the respective group levels (4 per ILVL). Each interrupt service routine within this class sets the CPU level to the highest interrupt priority within the class. All requests from the same or any lower level are blocked now, ie. no request of this class will be accepted.

The example below establishes 3 interrupt classes which cover 2 or 3 interrupt priorities, depending on the number of members in a class. A level 6 interrupt disables all other sources in class 2 by changing the current CPU level to 8, which is the highest priority (ILVL) in class 2. Class 1 requests or PEC requests are still serviced in this case.

The 19 interrupt sources (excluding PEC requests) are so assigned to 3 classes of priority rather than to 7 different levels, as the hardware support would do.

## Software controlled Interrupt Classes (Example)

ILVL		GL	.VL		Interpretation
(Priority)	3	2	1	0	
15					PEC service on up to 8 channels
14					
13					
12	Х	Χ	Х	Х	Interrupt Class 1
11	Χ				5 sources on 2 levels
10					
9					
8	Χ	Х	Х	Х	Interrupt Class 2
7	Χ	Х	Х	Х	9 sources on 3 levels
6	Χ				
5	Χ	Х	Х	Х	Interrupt Class 3
4	Χ				5 sources on 2 levels
3					
2					
1					
0					No service!

### 5.4 Saving the Status during Interrupt Service

Before an interrupt request that has been arbitrated is actually serviced, the status of the current task is automatically saved on the system stack. The CPU status (PSW) is saved along with the location, where the execution of the interrupted task is to be resumed after returning from the service routine. This return location is specified through the Instruction Pointer (IP) and, in case of a segmented memory model, the Code Segment Pointer (CSP). Bit SGTDIS in register SYSCON controls, how the return location is stored.

The system stack receives the PSW first, followed by the IP (unsegmented) or followed by CSP and then IP (segmented mode). This optimizes the usage of the system stack, if segmentation is disabled.

The CPU priority field (ILVL in PSW) is updated with the priority of the interrupt request that is to be serviced, so the CPU now executes on the new level. If a multiplication or division was in progress at the time the interrupt request was acknowledged, bit MULIP in register PSW is set to '1'. In this case the return location that is saved on the stack is not the next instruction in the instruction flow, but rather the multiply or divide instruction itself, as this instruction has been interrupted and will be completed after returning from the service routine.




Figure 5-3
Task Status saved on the System Stack

The interrupt request flag of the source that is being serviced is cleared. The IP is loaded with the vector associated with the requesting source (the CSP is cleared in case of segmentation) and the first instruction of the service routine is fetched from the respective vector location, which is expected to branch to the service routine itself. The data page pointers and the context pointer are not affected.

When the interrupt service routine is left (RETI is executed), the status information is popped from the system stack in the reverse order, taking into account the value of bit SGTDIS.

### **Context Switching**

An interrupt service routine usually saves all the registers it uses on the stack, and restores them before returning. The more registers a routine uses, the more time is wasted with saving and restoring. The C165/C163 allows to switch the complete bank of CPU registers (GPRs) with a single instruction, so the service routine executes within its own, separate context.

The instruction "SCXT CP, #New\_Bank" pushes the content of the context pointer (CP) on the system stack and loads CP with the immediate value "New\_Bank", which selects a new register bank. The service routine may now use its "own registers". This register bank is preserved, when the service routine terminates, ie. its contents are available on the next call.

Before returning (RETI) the previous CP is simply POPped from the system stack, which returns the registers to the original bank.

Note: The first instruction following the SCXT instruction must not use a GPR.

Resources that are used by the interrupting program must eventually be saved and restored, eg. the DPPs and the registers of the MUL/DIV unit.

## 5.5 Interrupt Response Times

The interrupt response time defines the time from an interrupt request flag of an enabled interrupt source being set until the first instruction (I1) being fetched from the interrupt vector location. The basic interrupt response time for the C165/C163 is 3 instruction cycles.




Figure 5-4
Pipeline Diagram for Interrupt Response Time

All instructions in the pipeline including instruction N (during which the interrupt request flag is set) are completed before entering the service routine. The actual execution time for these instructions (eg. waitstates) therefore influences the interrupt response time.

In the figure above the respective interrupt request flag is set in cycle 1 (fetching of instruction N). The indicated source wins the prioritization round (during cycle 2). In cycle 3 a TRAP instruction is injected into the decode stage of the pipeline, replacing instruction N+1 and clearing the source's interrupt request flag to '0'. Cycle 4 completes the injected TRAP instruction (save PSW, IP and CSP, if segmented mode) and fetches the first instruction (I1) from the respective vector location.

All instructions that entered the pipeline after setting of the interrupt request flag (N+1, N+2) will be executed after returning from the interrupt service routine.

The minimum interrupt response time is 5 states (250 ns @ 20 MHz CPU clock). This requires program execution from the internal ROM, no external operand read requests and setting the interrupt request flag during the last state of an instruction cycle. When the interrupt request flag is set during the first state of an instruction cycle, the minimum interrupt response time under these conditions is 6 state times (300 ns @ 20 MHz CPU clock).

The interrupt response time is increased by all delays of the instructions in the pipeline that are executed before entering the service routine (including N).

- When internal hold conditions between instruction pairs N-2/N-1 or N-1/N occur, or instruction N explicitly writes to the PSW or the SP, the minimum interrupt response time may be extended by 1 state time for each of these conditions.
- When instruction N reads an operand from the internal ROM, or when N is a call, return, trap, or MOV Rn, [Rm+ #data16] instruction, the minimum interrupt response time may additionally be extended by 2 state times during internal ROM program execution.
- In case instruction N reads the PSW and instruction N-1 has an effect on the condition flags, the interrupt response time may additionally be extended by 2 state times.

The worst case interrupt response time during internal ROM program execution adds to 12 state times (600 ns @ 20 MHz CPU clock).

Any reference to external locations increases the interrupt response time due to pipeline related access priorities. The following conditions have to be considered:

- Instruction fetch from an external location
- Operand read from an external location
- Result write-back to an external location

Depending on where the instructions, source and destination operands are located, there are a number of combinations. Note, however, that only access conflicts contribute to the delay.

A few examples illustrate these delays:

- The worst case interrupt response time including external accesses will occur, when instructions N, N+1 and N+2 are executed out of external memory, instructions N-1 and N require external operand read accesses, instructions N-3 through N write back external operands, and the interrupt vector also points to an external location. In this case the interrupt response time is the time to perform 9 word bus accesses, because instruction I1 cannot be fetched via the external bus until all write, fetch and read requests of preceding instructions in the pipeline are terminated.
- When the above example has the interrupt vector pointing into the internal ROM, the interrupt response time is 7 word bus accesses plus 2 states, because fetching of instruction I1 from internal ROM can start earlier.
- When instructions N, N+1 and N+2 are executed out of external memory and the interrupt vector also points to an external location, but all operands for instructions N-3 through N are in internal memory, then the interrupt response time is the time to perform 3 word bus accesses.
- When the above example has the interrupt vector pointing into the internal ROM, the interrupt response time is 1 word bus access plus 4 states.

After an interrupt service routine has been terminated by executing the RETI instruction, and if further interrupts are pending, the next interrupt service routine will not be entered until at least two instruction cycles have been executed of the program that was interrupted. In most cases two instructions will be executed during this time. Only one instruction will typically be executed, if the first instruction following the RETI instruction is a branch instruction (without cache hit), or if it reads an operand from internal ROM, or if it is executed out of the internal RAM.

**Note:** A bus access in this context also includes delays caused by an external READY signal or by bus arbitration (HOLD mode).

#### **PEC Response Times**

The PEC response time defines the time from an interrupt request flag of an enabled interrupt source being set until the PEC data transfer being started. The basic PEC response time for the C165/C163 is 2 instruction cycles.




Figure 5-5
Pipeline Diagram for PEC Response Time

In the figure above the respective interrupt request flag is set in cycle 1 (fetching of instruction N). The indicated source wins the prioritization round (during cycle 2). In cycle 3 a PEC transfer "instruction" is injected into the decode stage of the pipeline, suspending instruction N+1 and clearing the source's interrupt request flag to '0'. Cycle 4 completes the injected PEC transfer and resumes the execution of instruction N+1.

All instructions that entered the pipeline after setting of the interrupt request flag (N+1, N+2) will be executed after the PEC data transfer.

**Note:** When instruction N reads any of the PEC control registers PECC7...PECC0, while a PEC request wins the current round of prioritization, this round is repeated and the PEC data transfer is started one cycle later.

The minimum PEC response time is 3 states (150 ns @ 20 MHz CPU clock). This requires program execution from the internal ROM, no external operand read requests and setting the interrupt request flag during the last state of an instruction cycle. When the interrupt request flag is set during the first state of an instruction cycle, the minimum PEC response time under these conditions is 4 state times (200 ns @ 20 MHz CPU clock).

The PEC response time is increased by all delays of the instructions in the pipeline that are executed before starting the data transfer (including N).

- When internal hold conditions between instruction pairs N-2/N-1 or N-1/N occur, the minimum PEC response time may be extended by 1 state time for each of these conditions.
- When instruction N reads an operand from the internal ROM, or when N is a call, return, trap, or MOV Rn, [Rm+ #data16] instruction, the minimum PEC response time may additionally be extended by 2 state times during internal ROM program execution.
- In case instruction N reads the PSW and instruction N-1 has an effect on the condition flags, the PEC response time may additionally be extended by 2 state times.

The worst case PEC response time during internal ROM program execution adds to 9 state times (450 ns @ 20 MHz CPU clock).

Any reference to external locations increases the PEC response time due to pipeline related access priorities. The following conditions have to be considered:

- Instruction fetch from an external location
- Operand read from an external location
- Result write-back to an external location

Depending on where the instructions, source and destination operands are located, there are a number of combinations. Note, however, that only access conflicts contribute to the delay.

A few examples illustrate these delays:

- The worst case interrupt response time including external accesses will occur, when instructions N and N+1 are executed out of external memory, instructions N-1 and N require external operand read accesses and instructions N-3, N-2 and N-1 write back external operands. In this case the PEC response time is the time to perform 7 word bus accesses.
- When instructions N and N+1 are executed out of external memory, but all operands for instructions N-3 through N-1 are in internal memory, then the PEC response time is the time to perform 1 word bus access plus 2 state times.

Once a request for PEC service has been acknowledged by the CPU, the execution of the next instruction is delayed by 2 state times plus the additional time it might take to fetch the source operand from internal ROM or external memory and to write the destination operand over the external bus in an external program environment.

**Note:** A bus access in this context also includes delays caused by an external READY signal or by bus arbitration (HOLD mode).

#### 5.6 External Interrupts

Although the C165/C163 has no dedicated INTR input pins, it provides many possibilities to react on external asynchronous events by using a number of IO lines for interrupt input. The interrupt function may either be combined with the pin's main function or may be used instead of it, ie. if the main pin function is not required.

Interrupt signals may be connected to:

- T4IN, T2IN, the timer input pins,
- CAPIN, the capture input of GPT2

For each of these pins either a positive, a negative, or both a positive and a negative external transition can be selected to cause an interrupt or PEC service request. The edge selection is performed in the control register of the peripheral device associated with the respective port pin. The peripheral must be programmed to a specific operating mode to allow generation of an interrupt by the external signal. The priority of the interrupt request is determined by the interrupt control register of the respective peripheral interrupt source, and the interrupt vector of this source will be used to service the external interrupt request.

**Note:** In order to use any of the listed pins as external interrupt input, it must be switched to input mode via its direction control bit DPx.y in the respective port direction control register DPx.

## Pins to be used as External Interrupt Inputs

Port Pin	Original Function	Control Register
P3.7/T2IN	Auxiliary timer T2 input pin	T2CON
P3.5/T4IN	Auxiliary timer T4 input pin	T4CON
P3.2/CAPIN	GPT2 capture input pin	T5CON

Pins T2IN or T4IN can be used as external interrupt input pins when the associated auxiliary timer T2 or T4 in block GPT1 is configured for capture mode. This mode is selected by programming the mode control fields T2M or T4M in control registers T2CON or T4CON to 101<sub>B</sub>. The active edge of the external input signal is determined by bit fields T2I or T4I. When these fields are programmed to X01<sub>B</sub>, interrupt request flags T2IR or T4IR in registers T2IC or T4IC will be set on a positive external transition at pins T2IN or T4IN, respectively. When T2I or T4I are programmed to X10<sub>B</sub>, then a negative external transition will set the corresponding request flag. When T2I or T4I are programmed to X11<sub>B</sub>, both a positive and a negative transition will set the request flag. In all three cases, the contents of the core timer T3 will be captured into the auxiliary timer registers T2 or T4 based on the transition at pins T2IN or T4IN. When the interrupt enable bits T2IE or T4IE are set, a PEC request or an interrupt request for vector T2INT or T4INT will be generated.

Pin CAPIN differs slightly from the timer input pins as it can be used as external interrupt input pin without affecting peripheral functions. When the capture mode enable bit T5SC in register T5CON is cleared to '0', signal transitions on pin CAPIN will only set the interrupt request flag CRIR in register CRIC, and the capture function of register CAPREL is not activated.


So register CAPREL can still be used as reload register for GPT2 timer T5, while pin CAPIN serves as external interrupt input. Bit field CI in register T5CON selects the effective transition of the external interrupt input signal. When CI is programmed to 01<sub>B</sub>, a positive external transition will set the interrupt request flag. CI=10<sub>B</sub> selects a negative transition to set the interrupt request flag, and with CI=11<sub>B</sub>, both a positive and a negative transition will set the request flag. When the interrupt enable bit CRIE is set, an interrupt request for vector CRINT or a PEC request will be generated.

**Note:** The non-maskable interrupt input pin  $\overline{NMI}$  and the reset input  $\overline{RSTIN}$  provide another possibility for the CPU to react on an external input signal.  $\overline{NMI}$  and  $\overline{RSTIN}$  are dedicated input pins, which cause hardware traps.

# **Fast External Interrupts**

The input pins that may be used for external interrupts are sampled every 400 ns (@ 20 MHz CPU clock), ie. external events are scanned and detected in timeframes of 400 ns. The C165/C163 provides 8 interrupt inputs that are sampled every 50 ns (@ 20 MHz CPU clock), so external events are captured faster than with standard interrupt inputs.


The pins of Port 2 (P2.15...P2.8) can individually be programmed to this fast interrupt mode, where also the trigger transition (rising, falling or both) can be selected. The External Interrupt Control register EXICON controls this feature for all 8 pins.



These fast external interrupt nodes and vectors are named according to the C167's CAPCOM channels CC15...CC8, so interrupt nodes receive equal names throughout the architecture. See register description below.

**Note:** The fast external interrupt inputs are sampled every 50 ns. The interrupt request arbitration and processing, however, is executed every 200 ns (both @ 20 MHz CPU clock).

The interrupt control registers listed below (CC15IC...CC8IC) control the fast external interrupts of the C165/C163. They are named according to the C167's CAPCOM channels, so interrupt nodes receive equal names throughout the architecture.



**Note:** Please refer to the general Interrupt Control Register description for an explanation of the control fields.

## **Fast External Interrupt Control Register Addresses**

Register	Address	External Interrupt
CC8IC	FF88 <sub>H</sub> / C4 <sub>H</sub>	EXOIN
CC9IC	FF8A <sub>H</sub> / C5 <sub>H</sub>	EX1IN
CC10IC	FF8C <sub>H</sub> / C6 <sub>H</sub>	EX2IN
CC11IC	FF8E <sub>H</sub> / C7 <sub>H</sub>	EX3IN
CC12IC	FF90 <sub>H</sub> / C8 <sub>H</sub>	EX4IN
CC13IC	FF92 <sub>H</sub> / C9 <sub>H</sub>	EX5IN
CC14IC	FF94 <sub>H</sub> / CA <sub>H</sub>	EX6IN
CC15IC	FF96 <sub>H</sub> / CB <sub>H</sub>	EX7IN

## 5.7 Trap Functions

Traps interrupt the current execution similar to standard interrupts. However, trap functions offer the possibility to bypass the interrupt system's prioritization process in cases where immediate system reaction is required. Trap functions are not maskable and always have priority over interrupt requests on any priority level.

The C165/C163 provides two different kinds of trapping mechanisms. **Hardware traps** are triggered by events that occur during program execution (eg. illegal access or undefined opcode), **software traps** are initiated via an instruction within the current execution flow.

# **Software Traps**

The TRAP instruction is used to cause a software call to an interrupt service routine. The trap number that is specified in the operand field of the trap instruction determines which vector location in the address range from 00'0000<sub>H</sub> through 00'01FC<sub>H</sub> will be branched to.

Executing a TRAP instruction causes a similar effect as if an interrupt at the same vector had occurred. PSW, CSP (in segmentation mode), and IP are pushed on the internal system stack and a jump is taken to the specified vector location. When segmentation is enabled and a trap is executed, the CSP for the trap service routine is set to code segment 0. No Interrupt Request flags are affected by the TRAP instruction. The interrupt service routine called by a TRAP instruction must be terminated with a RETI (return from interrupt) instruction to ensure correct operation.

**Note:** The CPU level in register PSW is not modified by the TRAP instruction, so the service routine is executed on the same priority level from which it was invoked. Therefore, the service routine entered by the TRAP instruction can be interrupted by other traps or higher priority interrupts, other than when triggered by a hardware trap.

# **Hardware Traps**

Hardware traps are issued by faults or specific system states that occur during runtime of a program (not identified at assembly time). A hardware trap may also be triggered intentionally, eg. to emulate additional instructions by generating an Illegal Opcode trap. The C165/C163 distinguishes eight different hardware trap functions. When a hardware trap condition has been detected, the CPU branches to the trap vector location for the respective trap condition. Depending on the trap condition, the instruction which caused the trap is either completed or cancelled (ie. it has no effect on the system state) before the trap handling routine is entered.

Hardware traps are non-maskable and always have priority over every other CPU activity. If several hardware trap conditions are detected within the same instruction cycle, the highest priority trap is serviced (see table in section "Interrupt System Structure").

PSW, CSP (in segmentation mode), and IP are pushed on the internal system stack and the CPU level in register PSW is set to the highest possible priority level (ie. level 15), disabling all interrupts. The CSP is set to code segment zero, if segmentation is enabled. A trap service routine must be terminated with the RETI instruction.

The eight hardware trap functions of the C165/C163 are divided into two classes:

## Class A traps are

- external Non-Maskable Interrupt (NMI)
- Stack Overflow
- Stack Underflow trap

These traps share the same trap priority, but have an individual vector address.

## Class B traps are

- Undefined Opcode
- Protection Fault
- Illegal Word Operand Access
- Illegal Instruction Access
- Illegal External Bus Access Trap

These traps share the same trap priority, and the same vector address.

The bit-addressable Trap Flag Register (TFR) allows a trap service routine to identify the kind of trap which caused the exception. Each trap function is indicated by a separate request flag. When a hardware trap occurs, the corresponding request flag in register TFR is set to '1'.

TFR (FFAC <sub>H</sub> / D6 <sub>H</sub> )							SFR						Reset Value: 0000 <sub>H</sub>				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	NMI	STK OF	STK UF	1	-	•	•	-	UND OPC	ı	-	ı	PRT FLT	ILL OPA	ILL INA	ILL BUS	
	rw	rw	rw	-	-	-	-	-	rw	-	-	-	rw	rw	rw	rw	

Bit	Function
ILLBUS	Illegal External Bus Access Flag An external access has been attempted with no external bus defined.
ILLINA	Illegal Instruction Access Flag A branch to an odd address has been attempted.
ILLOPA	Illegal Word Operand Access Flag A word operand access (read or write) to an odd address has been attempted.
PRTFLT	Protection Fault Flag A protected instruction with an illegal format has been detected.
UNDOPC	Undefined Opcode Flag The currently decoded instruction has no valid C165/C163 opcode.
STKUF	Stack Underflow Flag The current stack pointer value exceeds the content of register STKUN.
STKOF	Stack Overflow Flag The current stack pointer value falls below the content of register STKOV.
NMI	Non Maskable Interrupt Flag A negative transition (falling edge) has been detected on pin NMI.

**Note:** The trap service routine must clear the respective trap flag, otherwise a new trap will be requested after exiting the service routine. Setting a trap request flag by software causes the same effects as if it had been set by hardware.

The reset functions (hardware, software, watchdog) may be regarded as a type of trap. Reset functions have the highest system priority (trap priority III).

Class A traps have the second highest priority (trap priority II), on the 3rd rank are class B traps, so a class A trap can interrupt a class B trap. If more than one class A trap occur at a time, they are prioritized internally, with the NMI trap on the highest and the stack underflow trap on the lowest priority.

All class B traps have the same trap priority (trap priority I). When several class B traps get active at a time, the corresponding flags in the TFR register are set and the trap service routine is entered. Since all class B traps have the same vector, the priority of service of simultaneously occurring class B traps is determined by software in the trap service routine.

A class A trap occurring during the execution of a class B trap service routine will be serviced immediately. During the execution of a class A trap service routine, however, any class B trap occurring will not be serviced until the class A trap service routine is exited with a RETI instruction. In this case, the occurrence of the class B trap condition is stored in the TFR register, but the IP value of the instruction which caused this trap is lost.

In the case where e.g. an Undefined Opcode trap (class B) occurs simultaneously with an NMI trap (class A), both the NMI and the UNDOPC flag is set, the IP of the instruction with the undefined opcode is pushed onto the system stack, but the NMI trap is executed. After return from the NMI service routine, the IP is popped from the stack and immediately pushed again because of the pending UNDOPC trap.

#### **External NMI Trap**

Whenever a high to low transition on the dedicated external  $\overline{\text{NMI}}$  pin (Non-Maskable Interrupt) is detected, the NMI flag in register TFR is set and the CPU will enter the NMI trap routine. The IP value pushed on the system stack is the address of the instruction following the one after which normal processing was interrupted by the NMI trap.

#### **Stack Overflow Trap**

Whenever the stack pointer is decremented to a value which is less than the value in the stack overflow register STKOV, the STKOF flag in register TFR is set and the CPU will enter the stack overflow trap routine. Which IP value will be pushed onto the system stack depends on which operation caused the decrement of the SP. When an implicit decrement of the SP is made through a PUSH or CALL instruction, or upon interrupt or trap entry, the IP value pushed is the address of the following instruction. When the SP is decremented by a subtract instruction, the IP value pushed represents the address of the instruction after the instruction following the subtract instruction.

For recovery from stack overflow it must be ensured that there is enough excess space on the stack for saving the current system state (PSW, IP, in segmented mode also CSP) twice. Otherwise, a system reset should be generated.

#### Stack Underflow Trap

Whenever the stack pointer is incremented to a value which is greater than the value in the stack underflow register STKUN, the STKUF flag is set in register TFR and the CPU will enter the stack underflow trap routine. Again, which IP value will be pushed onto the system stack depends on which operation caused the increment of the SP. When an implicit increment of the SP is made through a POP or return instruction, the IP value pushed is the address of the following instruction. When the SP is incremented by an add instruction, the pushed IP value represents the address of the instruction after the instruction following the add instruction.

## **Undefined Opcode Trap**

When the instruction currently decoded by the CPU does not contain a valid C165/C163 opcode, the UNDOPC flag is set in register TFR and the CPU enters the undefined opcode trap routine. The IP value pushed onto the system stack is the address of the instruction that caused the trap.

This can be used to emulate unimplemented instructions. The trap service routine can examine the faulting instruction to decode operands for unimplemented opcodes based on the stacked IP. In order to resume processing, the stacked IP value must be incremented by the size of the undefined instruction, which is determined by the user, before a RETI instruction is executed.

## **Protection Fault Trap**

Whenever one of the special protected instructions is executed where the opcode of that instruction is not repeated twice in the second word of the instruction and the byte following the opcode is not the complement of the opcode, the PRTFLT flag in register TFR is set and the CPU enters the protection fault trap routine. The protected instructions include DISWDT, EINIT, IDLE, PWRDN, SRST, and SRVWDT. The IP value pushed onto the system stack for the protection fault trap is the address of the instruction that caused the trap.

#### **Illegal Word Operand Access Trap**

Whenever a word operand read or write access is attempted to an odd byte address, the ILLOPA flag in register TFR is set and the CPU enters the illegal word operand access trap routine. The IP value pushed onto the system stack is the address of the instruction following the one which caused the trap.

## **Illegal Instruction Access Trap**

Whenever a branch is made to an odd byte address, the ILLINA flag in register TFR is set and the CPU enters the illegal instruction access trap routine. The IP value pushed onto the system stack is the illegal odd target address of the branch instruction.

#### **Illegal External Bus Access Trap**

Whenever the CPU requests an external instruction fetch, data read or data write, and no external bus configuration has been specified, the ILLBUS flag in register TFR is set and the CPU enters the illegal bus access trap routine. The IP value pushed onto the system stack is the address of the instruction following the one which caused the trap.

#### 6 Parallel Ports

In order to accept or generate single external control signals or parallel data, the C165/C163 provides up to 77 parallel IO lines organized into seven 8-bit IO ports (PORT0 made of P0H and P0L, PORT1 made of P1H and P1L, Port 2, Port 4, Port 6), one 15-bit IO port (Port 3) and one 6-bit input port (Port 5).

These port lines may be used for general purpose Input/Output controlled via software or may be used implicitly by C165/C163's integrated peripherals or the External Bus Controller.

All port lines are bit addressable, and all input/output lines are individually (bit-wise) programmable as inputs or outputs via direction registers (except Port 5, of course). The IO ports are true bidirectional ports which are switched to high impedance state when configured as inputs. The output drivers of three IO ports (2, 3, 6) can be configured (pin by pin) for push/pull operation or open-drain operation via control registers. The logic level of a pin is clocked into the input latch once per state time, regardless whether the port is configured for input or output.

A write operation to a port pin configured as an input causes the value to be written into the port output latch, while a read operation returns the latched state of the pin itself. A read-modify-write operation reads the value of the pin, modifies it, and writes it back to the output latch.

Writing to a pin configured as an output (DPx.y='1') causes the output latch and the pin to have the written value, since the output buffer is enabled. Reading this pin returns the value of the output latch. A read-modify-write operation reads the value of the output latch, modifies it, and writes it back to the output latch, thus also modifying the level at the pin.




Figure 6-1
SFRs and Pins associated with the Parallel Ports

In the C165/C163 certain ports provide Open Drain Control, which allows to switch the output driver of a port pin from a push/pull configuration to an open drain configuration. In push/pull mode a port output driver has an upper and a lower transistor, thus it can actively drive the line either to a high or a low level. In open drain mode the upper transistor is always switched off, and the output driver can only actively drive the line to a low level. When writing a '1' to the port latch, the lower transistor is switched off and the output enters a high-impedance state. The high level must then be provided by an external pullup device. With this feature, it is possible to connect several port pins together to a Wired-AND configuration, saving external glue logic and/or additional software overhead for enabling/disabling output signals.

This feature is implemented for ports P2, P3 and P6 (see respective sections), and is controlled through the respective Open Drain Control Registers ODPx. These registers allow the individual bitwise selection of the open drain mode for each port line. If the respective control bit ODPx.y is '0' (default after reset), the output driver is in the push/pull mode. If ODPx.y is '1', the open drain configuration is selected. Note that all ODPx registers are located in the ESFR space.




Figure 6-2
Output Drivers in Push/Pull Mode and in Open Drain Mode

#### **Alternate Port Functions**

Each port line has one programmable alternate input or output function associated with it.

PORT0 and PORT1 may be used as the address and data lines when accessing external memory.

Port 4 outputs the additional segment address bits A23/19/17...A16 in systems where more than 64 KBytes of memory are to be accessed directly.

Port 6 provides the optional chip select outputs and the bus arbitration lines.

Port 2 is used for fast external interrupt inputs.

Port 3 includes alternate input/output functions of timers, serial interfaces, the optional bus control signal BHE and the system clock output (CLKOUT).

Port 5 is used for timer control signals.

If an alternate output function of a pin is to be used, the direction of this pin must be programmed for output (DPx.y='1'), except for some signals that are used directly after reset and are configured automatically. Otherwise the pin remains in the high-impedance state and is not effected by the alternate output function. The respective port latch should hold a '1', because its output is ANDed with the alternate output data.

If an alternate input function of a pin is used, the direction of the pin must be programmed for input (DPx.y='0') if an external device is driving the pin. The input direction is the default after reset. If no external device is connected to the pin, however, one can also set the direction for this pin to output. In this case, the pin reflects the state of the port output latch. Thus, the alternate input function reads the value stored in the port output latch. This can be used for testing purposes to allow a software trigger of an alternate input function by writing to the port output latch.

On most of the port lines, the user software is responsible for setting the proper direction when using an alternate input or output function of a pin. This is done by setting or clearing the direction control bit DPx.y of the pin before enabling the alternate function. There are port lines, however, where the direction of the port line is switched automatically. For instance, in the multiplexed external bus modes of PORT0, the direction must be switched several times for an instruction fetch in order to output the addresses and to input the data. Obviously, this cannot be done through instructions. In these cases, the direction of the port line is switched automatically by hardware if the alternate function of such a pin is enabled.

To determine the appropriate level of the port output latches check how the alternate data output is combined with the respective port latch output.

There is one basic structure for all port lines with only an alternate input function. Port lines with only an alternate output function, however, have different structures due to the way the direction of the pin is switched and depending on whether the pin is accessible by the user software or not in the alternate function mode.

All port lines that are not used for these alternate functions may be used as general purpose IO lines. When using port pins for general purpose output, the initial output value should be written to the port latch prior to enabling the output drivers, in order to avoid undesired transitions on the output pins. This applies to single pins as well as to pin groups (see examples below).

SINGLE\_BIT: BSET P4.7 ; Initial output level is "high"

BSET DP4.7; Switch on the output driver

BIT GROUP: BFLDH P4, #24H, #24H ; Initial output level is "high"

BFLDH DP4, #24H, #24H; Switch on the output drivers


**Note:** When using several BSET pairs to control more pins of one port, these pairs must be separated by instructions, which do not reference the respective port (see "Particular Pipeline Effects" in chapter "The Central Processing Unit").

Each of these ports and the alternate input and output functions are described in detail in the following subsections.

## **6.1 PORT0**

The two 8-bit ports P0H and P0L represent the higher and lower part of PORT0, respectively. Both halfs of PORT0 can be written (eg. via a PEC transfer) without effecting the other half.

If this port is used for general purpose IO, the direction of each line can be configured via the corresponding direction registers DP0H and DP0L.



DP0L	(F100	<sub>H</sub> / 80	н)				ES	FR				Res	set Va	lue: -	- 00 <sub>H</sub>
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	] 		ľ	T I	T.	l	 	DP0L .7	DP0L .6	DP0L .5	DP0L .4	DP0L	DP0L	DP0L .1	DP0L
-	_	-	-	-	_	_	-	rw	rw	rw	rw	rw	rw	rw	rw
DP0H	(F102	2 <sub>H</sub> / 81	н)				ES	FR				Res	set Va	lue: -	- 00 <sub>H</sub>
<b>DP0H</b>	l <b>(F102</b> 14	2 <sub>H</sub> / 81	<b>н)</b> 12	11	10	9	<b>ES</b>	<b>5FR</b> 7	6	5	4	Res	set Va	<b>lue: -</b> 1	<b>- 00<sub>H</sub></b>
	-		• • •	11	10 T	9	_	7				3	2	1	••

Bit	Function
DP0X.y	Port direction register DP0H or DP0L bit y
	DP0X.y = 0: Port line P0X.y is an input (high-impedance)
	DP0X.y = 1: Port line P0X.y is an output

#### **Alternate Functions of PORT0**

When an external bus is enabled, PORT0 is used as data bus or address/data bus. Note that an external 8-bit demultiplexed bus only uses P0L, while P0H is free for IO (provided that no other bus mode is enabled).

PORT0 is also used to select the system startup configuration. During reset, PORT0 is configured to input, and each line is held high through an internal pullup device. Each line can now be individually pulled to a low level (see DC-level specifications in the respective Data Sheets) through an external pulldown device. A default configuration is selected when the respective PORT0 lines are at a high level. Through pulling individual lines to a low level, this default can be changed according to the needs of the applications.

The internal pullup devices are designed such that an external pulldown resistors (see Data Sheet specification) can be used to apply a correct low level. These external pulldown resistors can remain connected to the PORT0 pins also during normal operation, however, care has to be taken such that they do not disturb the normal function of PORT0 (this might be the case, for example, if the external resistor is too strong).

With the end of reset, the selected bus configuration will be written to the BUSCON0 register. The configuration of the high byte of PORT0, will be copied into the special register RP0H. This read-only register holds the selection for the number of chip selects and segment addresses. Software can read this register in order to react according to the selected configuration, if required.

When the reset is terminated, the internal pullup devices are switched off, and PORT0 will be switched to the appropriate operating mode.

During external accesses in multiplexed bus modes PORT0 first outputs the 16-bit intra-segment address as an alternate output function. PORT0 is then switched to high-impedance input mode to read the incoming instruction or data. In 8-bit data bus mode, two memory cycles are required for word accesses, the first for the low byte and the second for the high byte of the word. During write cycles PORT0 outputs the data byte or word after outputting the address.

During external accesses in demultiplexed bus modes PORT0 reads the incoming instruction or data word or outputs the data byte or word.




Figure 6-3
PORT0 IO and Alternate Functions

When an external bus mode is enabled, the direction of the port pin and the loading of data into the port output latch are controlled by the bus controller hardware. The input of the port output latch is disconnected from the internal bus and is switched to the line labeled "Alternate Data Output" via a multiplexer. The alternate data can be the 16-bit intrasegment address or the 8/16-bit data information. The incoming data on PORT0 is read on the line "Alternate Data Input". While an external bus mode is enabled, the user software should not write to the port output latch, otherwise unpredictable results may occur. When the external bus modes are disabled, the contents of the direction register last written by the user becomes active.

The figure below shows the structure of a PORT0 pin.





Figure 6-4
Block Diagram of a PORT0 Pin

#### 6.2 **PORT1**

The two 8-bit ports P1H and P1L represent the higher and lower part of PORT1, respectively. Both halfs of PORT1 can be written (eg. via a PEC transfer) without effecting the other half.

If this port is used for general purpose IO, the direction of each line can be configured via the corresponding direction registers DP1H and DP1L.



DP1L	(F104	H / 82	:н)			ESFR						Reset Value: 00 <sub>H</sub>				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			I					DP1L .7	DP1L .6	DP1L .5	DP1L .4	DP1L .3	DP1L .2	DP1L .1	DP1L .0	
-	-	-	-	-	-	-	-	rw	rw	rw	rw	rw	rw	rw	rw	
						ESFR										
DP1H	(F106	S <sub>H</sub> / 83	3 <sub>H</sub> )				ES	SFR				Res	set Va	lue: -	- 00 <sub>H</sub>	
<b>DP1H</b> 15	<b>(F106</b>	S <sub>H</sub> / 83	<mark>3н)</mark> 12	11	10	9	<b>E</b> \$	<b>SFR</b> 7	6	5	4	Res	set Va	<b>lue: -</b> 1	- <b>00</b> <sub>H</sub>	
				11	10	9		7		5 <b>DP1H</b> . <b>5</b>		3	2	1	0	

Bit	Function
DP1X.y	Port direction register DP1H or DP1L bit y
	DP1X.y = 0: Port line P1X.y is an input (high-impedance)
	DP1X.y = 1: Port line P1X.y is an output

#### **Alternate Functions of PORT1**

When a demultiplexed external bus is enabled, PORT1 is used as address bus.

Note that demultiplexed bus modes use PORT1 as a 16-bit port. Otherwise all 16 port lines can be used for general purpose IO.

During external accesses in demultiplexed bus modes PORT1 outputs the 16-bit intra-segment address as an alternate output function.

During external accesses in multiplexed bus modes, when **no** BUSCON register selects a demultiplexed bus mode, PORT1 is not used and is available for general purpose IO.




Figure 6-5
PORT1 IO and Alternate Functions

When an external bus mode is enabled, the direction of the port pin and the loading of data into the port output latch are controlled by the bus controller hardware. The input of the port output latch is disconnected from the internal bus and is switched to the line labeled "Alternate Data Output" via a multiplexer. The alternate data is the 16-bit intrasegment address. While an external bus mode is enabled, the user software should not write to the port output latch, otherwise unpredictable results may occur. When the external bus modes are disabled, the contents of the direction register last written by the user becomes active.

The figure below shows the structure of a PORT1 pin.




Figure 6-6 Block Diagram of a PORT1 Pin

# 6.3 Port 2

In the C165/C163 Port 2 is an 8-bit port. If Port 2 is used for general purpose IO, the direction of each line can be configured via the corresponding direction register DP2. Each port line can be switched into push/pull or open drain mode via the open drain control register ODP2.

P2 (FI	FC0 <sub>H</sub>	/ E0 <sub>F</sub>	<sub>l</sub> )				SF	FR			Reset Value: 00 <sub>H</sub>				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P2.15	P2.14	P2.1	3 P2.12	P2.11	P2.10	P2.9	P2.8		I	ı	ı	ı	ı	ı	ı
rw	rw	rw	rw	rw	rw	rw	rw	-	-	-	-	-	-	-	-
Bit			Functi	on											
P2.y			Port data register P2 bit y												

DP2 (FFC2 <sub>H</sub> / E1 <sub>H</sub> ) S									SFR Reset Value: 00					0 <sub>H</sub>		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DP2 .15	DP2 .14	DP2 .13	DP2 .12	DP2 .11	DP2 .10	DP2 .9	DP2 .8						1	1	1
	rw	rw	rw	rw	rw	rw	rw	rw	-	- -	-	-	-	<b>-</b>	<b>-</b>	

Bit	Function
DP2.y	Port direction register DP2 bit y
	DP2.y = 0: Port line P2.y is an input (high-impedance)
	DP2.y = 1: Port line P2.y is an output

ODP2	(F1C	2 <sub>H</sub> / E	1 <sub>H</sub> )				ES	FR		Reset Value: 00H					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ODP2 .15	ODP2 .14	ODP2 .13	ODP2 .12	ODP2 .11	ODP2 .10	ODP2 .9	ODP2 .8					T	T	T	T
rw	rw	rw	rw	rw	rw	rw	rw	-	-	-	-	-	-	-	-

Bit	Function
ODP2.y	Port 2 Open Drain control register bit y
	ODP2.y = 0: Port line P2.y output driver in push/pull mode
	ODP2.y = 1: Port line P2.y output driver in open drain mode

# **Alternate Functions of Port 2**

All Port 2 lines (P2.15...P2.8) can serve as Fast External Interrupt inputs (EX7IN...EX0IN).

The table below summarizes the alternate functions of Port 2.

Port 2 Pin	Alternate Function										
P2.8	EX0IN	Fast External Interrupt 0 Input									
P2.9	EX1IN	Fast External Interrupt 1 Input									
P2.10	EX2IN	Fast External Interrupt 2 Input									
P2.11	EX3IN	Fast External Interrupt 3 Input									
P2.12	EX4IN	Fast External Interrupt 4 Input									
P2.13	EX5IN	Fast External Interrupt 5 Input									
P2.14	EX6IN	Fast External Interrupt 6 Input									
P2.15	EX7IN	Fast External Interrupt 7 Input									




Figure 6-7
Port 2 IO and Alternate Functions

The pins of Port 2 combine internal bus data and alternate data output before the port latch input.




Figure 6-8
Block Diagram of a Port 2 Pin

## 6.4 Port 3

If this 15-bit port is used for general purpose IO, the direction of each line can be configured via the corresponding direction register DP3. Most port lines can be switched into push/pull or open drain mode via the open drain control register ODP2 (pins P3.15, P3.14 and P3.12 do not support open drain mode!).

Due to pin limitations register bit P3.14 is not connected to an output pin.

P3 (FI	FC4 <sub>H</sub>	/ E2 <sub>H</sub>	)				SI	FR		Reset Value: 0000 <sub>H</sub>					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
P3.15	-	P3.13	P3.12	P3.11	P3.10	P3.9	P3.8	P3.7	P3.6	P3.5	P3.4	P3.3	P3.2	P3.1	P3.0
rw	-	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
Bit			Functi	on											
P3.y			Port data register P3 bit y												

Note: Register bit P3.14 is not connected to an IO pin.

DP3 (FFC6 <sub>H</sub> / E3 <sub>H</sub> )								SI	FR		Reset Value: 0000 <sub>H</sub>					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	DP3 .15	•	DP3 .13	DP3 .12	DP3 .11	DP3 .10	DP3 .9	DP3 .8	DP3 .7	DP3 .6	DP3 .5	DP3 .4	DP3 .3	DP3 .2	DP3 .1	DP3 .0
	rw	_	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit	Function
DP3.y	Port direction register DP3 bit y
	DP3.y = 0: Port line P3.y is an input (high-impedance)
	DP3.y = 1: Port line P3.y is an output

ODP3 (F1C6 <sub>H</sub> / E3 <sub>H</sub> )						ESFR						Reset Value: 0000 <sub>H</sub>				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1	ı	ODP3 .13	-	ODP3 .11	ODP3 .10	ODP3 .9	ODP3 .8	ODP3 .7	ODP3 .6	ODP3 .5	ODP3 .4	ODP3 .3	ODP3 .2	ODP3 .1	ODP3
	-	-	rw	-	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bit	Function					
ODP3.y	Port 3 Open Drain control register bit y					
	ODP3.y = 0: Port line P3.y output driver in push/pull mode					
	ODP3.y = 1: Port line P3.y output driver in open drain mode					

#### **Alternate Functions of Port 3**

The pins of Port 3 serve for various functions which include external timer control lines, the two serial interfaces and the control lines BHE and CLKOUT.

The table below summarizes the alternate functions of Port 3.

Port 3 Pin	Alternate Function							
P3.0	-							
P3.1	T6OUT	Timer 6 Toggle Output						
P3.2	CAPIN	GPT2 Capture Input						
P3.3	T3OUT	Timer 3 Toggle Output						
P3.4	T3EUD	Timer 3 External Up/Down Control Input						
P3.5	T4IN	Timer 4 Count Input						
P3.6	T3IN	Timer 3 Count Input						
P3.7	T2IN	Timer 2 Count Input						
P3.8	MRST *)	SSC Master Receive / Slave Transmit *)						
P3.9	MTSR *)	SSC Master Transmit / Slave Receive *)						
P3.10	TxD0	ASC0 Transmit Data Output						
P3.11	RxD0	ASC0 Receive Data Input						
P3.12	BHE/WRH	Byte High Enable / Write High Output						
P3.13	SCLK *)	SSC Shift Clock Input/Output *)						
P3.14		No pin assigned!						
P3.15	CLKOUT	System Clock Output						




Figure 6-9
Port 3 IO and Alternate Functions

<sup>\*)</sup> These alternate functions are not defined for the C163, as the SSC module is implemented only in the C165.

The port structure of the Port 3 pins depends on their alternate function (see figures below).

When the on-chip peripheral associated with a Port 3 pin is configured to use the alternate input function, it reads the input latch, which represents the state of the pin, via the line labeled "Alternate Data Input". Port 3 pins with alternate input functions are:

T2IN, T3IN, T4IN, T3EUD and CAPIN.

When the on-chip peripheral associated with a Port 3 pin is configured to use the alternate output function, its "Alternate Data Output" line is ANDed with the port output latch line. When using these alternate functions, the user must set the direction of the port line to output (DP3.y=1) and must set the port output latch (P3.y=1). Otherwise the pin is in its high-impedance state (when configured as input) or the pin is stuck at '0' (when the port output latch is cleared). When the alternate output functions are not used, the "Alternate Data Output" line is in its inactive state, which is a high level ('1'). Port 3 pins with alternate output functions are:

T6OUT, T3OUT, TxD0 and CLKOUT.

When the on-chip peripheral associated with a Port 3 pin is configured to use both the alternate input and output function, the descriptions above apply to the respective current operating mode. The direction must be set accordingly. Port 3 pins with alternate input/output functions are: MTSR, MRST, RxD0 and SCLK.

**Note:** Enabling the CLKOUT function automatically enables the P3.15 output driver. Setting bit DP3.15='1' is not required.




Figure 6-10
Block Diagram of a Port 3 Pin with Alternate Input or Alternate Output Function

Pin P3.12 ( $\overline{BHE}/\overline{WRH}$ ) is one more pin with an alternate output function. However, its structure is slightly different (see figure below), because after reset the  $\overline{BHE}$  or  $\overline{WRH}$  function must be used depending on the system startup configuration. In these cases there is no possibility to program any port latches before. Thus the appripriate alternate function is selected automatically. If  $\overline{BHE}/\overline{WRH}$  is not used in the system, this pin can be used for general purpose IO by disabling the alternate function (BYTDIS = '1' / WRCFG='0').





Figure 6-11 Block Diagram of Pins P3.15 (CLKOUT) and P3.12 (BHE/WRH)


**Note:** Enabling the BHE or WRH function automatically enables the P3.12 output driver. Setting bit DP3.12='1' is not required.

During bus hold pin P3.12 is switched back to its standard function and is then controlled by DP3.12 and P3.12. Keep DP3.12 = '0' in this case to ensure floating in hold mode.

#### 6.5 Port 4

If this 8-bit port is used for general purpose IO, the direction of each line can be configured via the corresponding direction register DP4.





Bit	Function
DP4.y	Port direction register DP4 bit y
	DP4.y = 0: Port line P4.y is an input (high-impedance)
	DP4.y = 1: Port line P4.y is an output

#### **Alternate Functions of Port 4**

During external bus cycles that use segmentation (ie. an address space above 64 KByte) a number of Port 4 pins may output the segment address lines. The number of pins that is used for segment address output determines the external address space which is directly accessible. The other pins of Port 4 (if any) may be used for general purpose IO. If segment address lines are selected, the alternate function of Port 4 may be necessary to access eg. external memory directly after reset. For this reason Port 4 will be switched to its alternate function automatically.

The number of segment address lines is selected via PORT0 during reset. The selected value can be read from bitfield SALSEL in register RP0H (read only) eg. in order to check the configuration during run time.

The SSP of the C163 uses the upper Port 4 pins. When the SSP is used the number of possible segment address lines is reduced to 4.

The table below summarizes the alternate functions of Port 4 depending on the number of selected segment address lines (coded via bitfield SALSEL).

Port 4 Pin	Std. Function	Altern. Function	Altern. Function	Altern. Function	
	SALSEL=01 64 KB	SALSEL=11 256KB	SALSEL=00 1 MB	SALSEL=10 16 MB	
P4.0	Gen. purpose IO	Seg. Address A16	Seg. Address A16	Seg. Address A16	
P4.1	Gen. purpose IO	Seg. Address A17	Seg. Address A17	Seg. Address A17	
P4.2	Gen. purpose IO	Gen. purpose IO	Seg. Address A18	Seg. Address A18	
P4.3	Gen. purpose IO	Gen. purpose IO	Seg. Address A19	Seg. Address A19	
P4.4	Gen. purpose IO	Gen. purpose IO	Gen. purpose IO	Seg. Address A20	
P4.5	Gen. purpose IO	Gen. purpose IO	Gen. purpose IO	Seg. Address A21	
P4.6	Gen. purpose IO	Gen. purpose IO	Gen. purpose IO	Seg. Address A22	
P4.7	Gen. purpose IO	Gen. purpose IO	Gen. purpose IO	Seg. Address A23	




Figure 6-12 Port 4 IO and Alternate Functions





Figure 6-13 Block Diagram of a Port 4 Pin

### 6.6 Port 5

This 6-bit input port can only read data. There is no output latch and no direction register. Data written to P5 will be lost.



### **Alternate Functions of Port 5**

Each line of Port 5 serves as external timer control line for GPT1 and GPT2.

The table below summarizes the alternate functions of Port 5.

Port 5 Pin	Alternate Function				
P5.10	T6EUD	Timer 6 external Up/Down Control Input			
P5.11	T5EUD	Timer 5 external Up/Down Control Input			
P5.12	T6IN	Timer 6 Count Input			
P5.13	T5IN	Timer 5 Count Input			
P5.14	T4EUD	Timer 4 external Up/Down Control Input			
P5.15	T2EUD	Timer 2 external Up/Down Control Input			




Figure 6-14
Port 5 IO and Alternate Functions

Port 5 pins have a special port structure (see figure below), because it is an input only port.





Figure 6-15 Block Diagram of a Port 5 Pin

## 6.7 Port 6

If this 8-bit port is used for general purpose IO, the direction of each line can be configured via the corresponding direction register DP6. Each port line can be switched into push/pull or open drain mode via the open drain control register ODP6.



Bit	Function
P6.y	Port data register P6 bit y



Bit	Function
DP6.y	Port direction register DP6 bit y
	DP6.y = 0: Port line P6.y is an input (high-impedance)
	DP6.y = 1: Port line P6.y is an output

ODP6 (F1CE <sub>H</sub> / E7 <sub>H</sub> )					ES	ESFR				Res	Reset Value: 00 <sub>H</sub>				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	<u> </u>	<u> </u>				ODP6 .7	ODP6 .6	ODP6 .5	ODP6 .4	ODP6 .3	ODP6 .2	ODP6 .1	ODP6 .0
-	-	-	-	-	-	-	-	rw	rw	rw	rw	rw	rw	rw	rw

Bit	Function
ODP6.y	Port 6 Open Drain control register bit y
	ODP6.y = 0: Port line P6.y output driver in push/pull mode
	ODP6.y = 1: Port line P6.y output driver in open drain mode

#### **Alternate Functions of Port 6**

A programmable number of chip select signals (CS4...CS0) derived from the bus control registers (BUSCON4...BUSCON0) can be output on 5 pins of Port 6. The other 3 pins may be used for bus arbitration to accommodate additional masters in a C165/C163 system.

The number of chip select signals is selected via PORT0 during reset. The selected value can be read from bitfield CSSEL in register RP0H (read only) eg. in order to check the configuration during run time.

The table below summarizes the alternate functions of Port 6 depending on the number of selected chip select lines (coded via bitfield CSSEL).

Port 6 Pin	Altern. Function CSSEL = 10	Altern. Function CSSEL = 01	Altern. Function CSSEL = 00	Altern. Function CSSEL = 11
P6.0 P6.1 P6.2 P6.3 P6.4	Gen. purpose IO Gen. purpose IO Gen. purpose IO Gen. purpose IO Gen. purpose IO	Chip select CSO Chip select CS1 Gen. purpose IO Gen. purpose IO Gen. purpose IO	Chip select CS0 Chip select CS1 Chip select CS2 Gen. purpose IO Gen. purpose IO	Chip select CS0 Chip select CS1 Chip select CS2 Chip select CS3 Chip select CS4
P6.5 P6.6 P6.7	HLDA Hold acl	hold request input knowledge output uest output		




Figure 6-16
Port 6 IO and Alternate Functions

The chip select lines of Port 6 additionally have an internal weak pullup device. This device is switched on under the following conditions:

- always during reset
- if the Port 6 line is used as a chip select output, and the C165/C163 is in Hold mode (invoked through HOLD), and the respective pin driver is in push/pull mode (ODP6.x = '0').

This feature is implemented to drive the chip select lines high during reset in order to avoid multiple chip selection, and to allow another master to access the external memory via the same chip select lines (Wired-AND), while the C165/C163 is in Hold mode.

With ODP6.x = '1' (open drain output selected), the internal pullup device will not be active during Hold mode; external pullup devices must be used in this case.

When entering Hold mode the  $\overline{\text{CS}}$  lines are actively driven high for one clock phase, then the output level is controlled by the pullup devices (if activated).

After reset the  $\overline{CS}$  function must be used, if selected so. In this case there is no possibility to program any port latches before. Thus the alternate function ( $\overline{CS}$ ) is selected automatically in this case.

**Note:** The open drain output option can only be selected via software earliest during the initialization routine; at least signal  $\overline{CSO}$  will be in push/pull output driver mode directly after reset.




Figure 6-17
Block Diagram of Port 6 Pins with an alternate output function

The bus arbitration signals  $\overline{\text{HOLD}}$ ,  $\overline{\text{HLDA}}$  and  $\overline{\text{BREQ}}$  are selected with bit HLDEN in register PSW. When the bus arbitration signals are enabled via HLDEN, also these pins are switched automatically to the appropriate direction. Note that the pin drivers for  $\overline{\text{HLDA}}$  and  $\overline{\text{BREQ}}$  are automatically enabled, while the pin driver for  $\overline{\text{HOLD}}$  is automatically disabled.




Figure 6-18 Block Diagram of Pin P6.5 (HOLD)

### 7 Dedicated Pins

Most of the input/output or control signals of the functional the C165/C163 are realized as alternate functions of pins of the parallel ports. There is, however, a number of signals that use separate pins, including the oscillator, special control signals and, of course, the power supply.

The table below summarizes the 23 dedicated pins of the C165/C163.

Pin(s)	Function
ALE	Address Latch Enable
RD	External Read Strobe
WR/WRL	External Write/Write Low Strobe
READY	Ready Input
EA	External Access Enable
NMI	Non-Maskable Interrupt Input
RSTIN	Reset Input
RSTOUT	Reset Output
XTAL1, XTAL2	Oscillator Input/Output
VPP	Reserved for Flash Programming Voltage
VCC, VSS	Digital Power Supply and Ground (6 pins each)

The Address Latch Enable signal ALE controls external address latches that provide a stable address in multiplexed bus modes.

**ALE is activated** for every external bus cycle independent of the selected bus mode, ie. it is also activated for bus cycles with a demultiplexed address bus. When an external bus is enabled (one or more of the BUSACT bits set) also X-Peripheral accesses will generate an active ALE signal. **ALE is not activated** for internal accesses, ie. accesses to ROM/Flash (if provided), the internal RAM and the special function registers. In single chip mode, ie. when no external bus is enabled (no BUSACT bit set), ALE will also remain inactive for X-Peripheral accesses.

The External Read Strobe  $\overline{RD}$  controls the output drivers of external memory or peripherals when the C165/C163 reads data from these external devices. During reset and during Hold mode an internal pullup ensures an inactive (high) level on the  $\overline{RD}$  output. During accesses to on-chip X-Peripherals  $\overline{RD}$  remains inactive (high).

The External Write Strobe WR/WRL controls the data transfer from the C165/C163 to an external memory or peripheral device. This pin may either provide an general WR signal activated for both byte and word write accesses, or specifically control the low byte of an external 16-bit device (WRL) together with the signal WRH (alternate function of P3.12/BHE). During reset and during Hold mode an internal pullup ensures an inactive (high) level on the WR/WRL output. During accesses to on-chip X-Peripherals WR/WRL remains inactive (high).

The Ready Input READY receives a control signal from an external memory or peripheral device that is used to terminate an external bus cycle, provided that this function is enabled for the current bus cycle. READY may be used as synchronous READY or may be evaluated asynchronously. When waitstates are defined for a READY controlled address window the READY input is not evaluated during these waitstates.

The External Access Enable Pin  $\overline{EA}$  determines, if the C165/C163 after reset starts fetching code from the internal ROM area ( $\overline{EA}$ ='1') or via the external bus interface ( $\overline{EA}$ ='0'). Be sure to hold this input high for ROMless devices.

The Non-Maskable Interrupt Input \( \overline{NMI} \) allows to trigger a high priority trap via an external signal (eg. a power-fail signal). It also serves to validate the PWRDN instruction that switches the C165/C163 into Power-Down mode. The \( \overline{NMI} \) pin is sampled with every CPU clock cycle to detect transitions.

The Oscillator Input XTAL1 and Output XTAL2 connect the internal Pierce oscillator to the external crystal. The oscillator provides an inverter and a feedback element. The standard external oscillator circuitry (see figure below) comprises the crystal, two low end capacitors and series resistor to limit the current through the crystal. The additional LC combination is only required for 3rd overtone crystals to suppress oscillation in the fundamental mode. A test resistor ( $R_Q$ ) may be temporarily inserted to measure the oscillation allowance of the oscillator circuitry. An external clock signal may be fed to the input XTAL1, leaving XTAL2 open.

**Note:** It is strongly recommended to measure the oscillation allowance (or margin) in the final target system (layout) to determine the optimum parameters for the oscillator operation.




Figure 7-1
External Oscillator Circuitry

The Reset Input RSTIN allows to put the C165/C163 into the well defined reset condition either at power-up or external events like a hardware failure or manual reset. The input voltage threshold of the RSTIN pin is raised compared to the standard pins in order to minimize the noise sensitivity of the reset input.

The Reset Output RSTOUT provides a special reset signal for external circuitry. RSTOUT is activated at the beginning of the reset sequence, triggered via RSTIN, a watchdog timer overflow or by the SRST instruction. RSTOUT remains active (low) until the EINIT instruction is executed. This allows to initialize the controller before the external circuitry is activated.

The Flash Programming Voltage input VPP provides the programming voltage that is required to erase and program the on-chip Flash memory areas. During normal operation (besides programming or erasing) this pins should be connected to VCC. For devices without a Flash memory (Mask-ROM or romless devices) the VPP pin is reserved. In this case it may be left open or it may be connected to VCC in order to be compatible with Flash devices.

On the C163 this pin also serves as oscillator watchdog enable pin OWE. As long as this pin is held high the on-chip oscillator watchdog is active. Only when pin OWE is pulled low the oscillator watchdog is disabled and the C163's clock system is alsways fed directly from the clock input. As described above the standard level for pin VPP(OWE) is high (supply voltage). If this pin is not connected the high level is provided by an internal pullup device.

**The Power Supply pins VCC and VSS** provide the power supply for the digital logic of the C165/C163. The respective VCC/VSS pairs should be decoupled as close to the pins as possible. For best results it is recommended to implement two-level decoupling, eg. (the widely used) 100 nF in parallel with 30...40 pF capacitors which deliver the peak currents.

**Note:** All VCC pins and all VSS pins must be connected to the power supply and ground, respectively.

#### 8 The External Bus Interface

Although the C165/C163 provides a powerful set of on-chip peripherals and on-chip RAM and ROM (except for ROMless versions) areas, these internal units only cover a small fraction of its address space of up to 16 MByte. The external bus interface allows to access external peripherals and additional volatile and non-volatile memory. The external bus interface provides a number of configurations, so it can be taylored to fit perfectly into a given application system.




Figure 8-1
SFRs and Port Pins Associated with the External Bus Interface

Accesses to external memory or peripherals are executed by the integrated External Bus Controller (EBC). The function of the EBC is controlled via the SYSCON register and the BUSCONx and ADDRSELx registers. The BUSCONx registers specify the external bus cycles in terms of address (mux/demux), data (16-bit/8-bit), chip selects and length (waitstates / READY control / ALE / RW delay). These parameters are used for accesses within a specific address area which is defined via the corresponding register ADDRSELx.

The four pairs BUSCON1/ADDRSEL1...BUSCON4/ADDRSEL4 allow to define four independent "address windows", while all external accesses outside these windows are controlled via register BUSCON0.

# **Single Chip Mode**

Single chip mode is entered, when pin  $\overline{EA}$  is high during reset. In this case register BUSCON0 is initialized with  $0000_H$ , which also resets bit BUSACT0, so no external bus is enabled.

In single chip mode the C165/C163 operates only with and out of internal resources. No external bus is configured and no external peripherals and/or memory can be accessed. Also no port lines are occupied for the bus interface. When running in single chip mode, however, external access may be enabled by configuring an external bus under software control. Single chip mode allows the C165/C163 to start execution out of the internal program memory (Mask-ROM or Flash memory).

**Note:** Any attempt to access a location in the external memory space in single chip mode results in the hardware trap ILLBUS.

#### 8.1 External Bus Modes

When the external bus interface is enabled (bit BUSACTx='1') and configured (bitfield BTYP), the C165/C163 uses a subset of its port lines together with some control lines to build the external bus.

BTYP Encoding	External Data Bus Width	External Address Bus Mode
0 0	8-bit Data	Demultiplexed Addresses
0 1	8-bit Data	Multiplexed Addresses
1 0	16-bit Data	Demultiplexed Addresses
11	16-bit Data	Multiplexed Addresses

The bus configuration (BTYP) for the address windows (BUSCON4...BUSCON1) is selected via software typically during the initialization of the system.

The bus configuration (BTYP) for the default address range (BUSCON0) is selected via PORT0 during reset, provided that pin  $\overline{EA}$  is low during reset. Otherwise BUSCON0 may be programmed via software just like the other BUSCON registers.

The 16 MByte address space of the C165/C163 is divided into 256 segments of 64 KByte each. The 16-bit intra-segment address is output on PORT0 for multiplexed bus modes or on PORT1 for demultiplexed bus modes. When segmentation is disabled, only one 64 KByte segment can be used and accessed. Otherwise additional address lines may be output on Port 4, and/or several chip select lines may be used to select different memory banks or peripherals. These functions are selected during reset via bitfields SALSEL and CSSEL of register RP0H, respectively.

**Note:** Bit SGTDIS of register SYSCON defines, if the CSP register is saved during interrupt entry (segmentation active) or not (segmentation disabled).

### **Multiplexed Bus Modes**

In the multiplexed bus modes the 16-bit intra-segment address as well as the data use PORT0. The address is time-multiplexed with the data and has to be latched externally. The width of the required latch depends on the selected data bus width, ie. an 8-bit data bus requires a byte latch (the address bits A15...A8 on P0H do not change, while P0L multiplexes address and data), a 16-bit data bus requires a word latch (the least significant address line A0 is not relevant for word accesses). The upper address lines (An...A16) are permanently output on Port 4 (if segmentation is enabled) and do not require latches.

The EBC initiates an external access by generating the Address Latch Enable signal (ALE) and then placing an address on the bus. The falling edge of ALE triggers an external latch to capture the address. After a period of time during which the address must have been latched externally, the address is removed from the bus. The EBC now activates the respective command signal (RD, WR, WRL, WRH). Data is driven onto the bus either by the EBC (for write cycles) or by the external memory/peripheral (for read cycles). After a period of time, which is determined by the access time of the memory/peripheral, data become valid.

**Read cycles:** Input data is latched and the command signal is now deactivated. This causes the accessed device to remove its data from the bus which is then tri-stated again.

**Write cycles:** The command signal is now deactivated. The data remain valid on the bus until the next external bus cycle is started.




Figure 8-2 Multiplexed Bus Cycle

## **Demultiplexed Bus Modes**

In the demultiplexed bus modes the 16-bit intra-segment address is permanently output on PORT1, while the data uses PORT0 (16-bit data) or P0L (8-bit data).

The upper address lines are permanently output on Port 4 (if selected via SALSEL during reset). No address latches are required.

The EBC initiates an external access by placing an address on the address bus. After a programmable period of time the EBC activates the respective command signal (RD, WR, WRL, WRH). Data is driven onto the data bus either by the EBC (for write cycles) or by the external memory/peripheral (for read cycles). After a period of time, which is determined by the access time of the memory/peripheral, data become valid.

**Read cycles:** Input data is latched and the command signal is now deactivated. This causes the accessed device to remove its data from the data bus which is then tri-stated again.

**Write cycles:** The command signal is now deactivated. If a subsequent external bus cycle is required, the EBC places the respective address on the address bus. The data remain valid on the bus until the next external bus cycle is started.




Figure 8-3
Demultiplexed Bus Cycle

## **Switching between the Bus Modes**

The EBC allows to switch between different bus modes dynamically, ie. subsequent external bus cycles may be executed in different ways. Certain address areas may use multiplexed or demultiplexed buses or use READY control or predefined waitstates.

A change of the external bus characteristics can be initiated in two different ways:

Reprogramming the BUSCON and/or ADDRSEL registers allows to either change the bus mode for a given address window, or change the size of an address window that uses a certain bus mode. Reprogramming allows to use a great number of different address windows (more than BUSCONs are available) on the expense of the overhead for changing the registers and keeping appropriate tables.

**Switching between predefined address windows** automatically selects the bus mode that is associated with the respective window. Predefined address windows allow to use different bus modes without any overhead, but restrict their number to the number of BUSCONs. However, as BUSCON0 controls all address areas, which are not covered by the other BUSCONs, this allows to have gaps between these windows, which use the bus mode of BUSCON0.

PORT1 will output the intra-segment address, when any of the BUSCON registers selects a demultiplexed bus mode, even if the current bus cycle uses a multiplexed bus mode. This allows to have an external address decoder connected to PORT1 only, while using it for all kinds of bus cycles.

**Note:** Never change the configuration for an address area that currently supplies the instruction stream. Due to the internal pipelining it is very difficult to determine the first instruction fetch that will use the new configuration. Only change the configuration for address areas that are not currently accessed. This applies to BUSCON registers as well as to ADDRSEL registers.

The usage of the BUSCON/ADDRSEL registers is controlled via the issued addresses. When an access (code fetch or data) is initiated, the respective generated physical address defines, if the access is made internally, uses one of the address windows defined by ADDRSEL4...1, or uses the default configuration in BUSCON0. After initializing the active registers, they are selected and evaluated automatically by interpreting the physical address. No additional switching or selecting is necessary during run time, except when more than the four address windows plus the default is to be used.

**Switching from demultiplexed to multiplexed bus mode** represents a special case. The bus cycle is started by activating ALE and driving the address to Port 4 and PORT1 as usual, if another BUSCON register selects a demultiplexed bus. However, in the multiplexed bus modes the address is also required on PORT0. In this special case the address on PORT0 is delayed by one CPU clock cycle, which delays the complete (multiplexed) bus cycle and extends the corresponding ALE signal (see figure below).

This extra time is required to allow the previously selected device (via demultiplexed bus) to release the data bus, which would be available in a demultiplexed bus cycle.




Figure 8-4 Switching from Demultiplexed to Multiplexed Bus Mode

#### **External Data Bus Width**

The EBC can operate on 8-bit or 16-bit wide external memory/peripherals. A 16-bit data bus uses PORT0, while an 8-bit data bus only uses P0L, the lower byte of PORT0. This saves on address latches, bus transceivers, bus routing and memory cost on the expense of transfer time. The EBC can control word accesses on an 8-bit data bus as well as byte accesses on a 16-bit data bus.

**Word accesses on an 8-bit data bus** are automatically split into two subsequent byte accesses, where the low byte is accessed first, then the high byte. The assembly of bytes to words and the disassembly of words into bytes is handled by the EBC and is transparent to the CPU and the programmer.

Byte accesses on a 16-bit data bus require that the upper and lower half of the memory can be accessed individually. In this case the upper byte is selected with the BHE signal, while the lower byte is selected with the A0 signal. So the two bytes of the memory can be enabled independent from each other, or together when accessing words.

When writing bytes to an external 16-bit device, which has a single  $\overline{CS}$  input, but two  $\overline{WR}$  enable inputs (for the two bytes), the EBC can directly generate these two write control signals. This saves the external combination of the  $\overline{WR}$  signal with A0 or  $\overline{BHE}$ . In this case pin  $\overline{WR}$  serves as  $\overline{WRL}$  (write low byte) and pin  $\overline{BHE}$  serves as  $\overline{WRH}$  (write high byte). Bit WRCFG in register SYSCON selects the operating mode for pins  $\overline{WR}$  and  $\overline{BHE}$ . The respective byte will be written on both data bus halfs.

When reading bytes from an external 16-bit device, whole words may be read and the C165/C163 automatically selects the byte to be input and discards the other. However, care must be taken when reading devices that change state when being read, like FIFOs, interrupt status registers, etc. In this case individual bytes should be selected using BHE and A0.

Bus Mode		te (Speed factor /dword access)	System Requirements	Free IO Lines
8-bit Multiplexed	Very low	(1.5/3/6)	Low (8-bit latch, byte bus)	P1H, P1L
8-bit Demultipl.	Low	(1/2/4)	Very low (no latch, byte bus)	P0H
16-bit Multiplexed	High	(1.5/1.5/3)	High (16-bit latch, word bus)	P1H, P1L
16-bit Demultipl.	Very high	(1/1/2)	Low (no latch, word bus)	

**Note:** PORT1 gets available for general purpose IO, when none of the BUSCON registers selects a demultiplexed bus mode.

### Disable/Enable Control for Pin BHE (BYTDIS)

Bit BYTDIS is provided for controlling the active low Byte High Enable (BHE) pin. The function of the BHE pin is enabled, if the BYTDIS bit contains a '0'. Otherwise, it is disabled and the pin can be used as standard IO pin. The BHE pin is implicitly used by the External Bus Controller to select one of two byte-organized memory chips, which are connected to the C165/C163 via a word-wide external data bus. After reset the BHE function is automatically enabled (BYTDIS = '0'), if a 16-bit data bus is selected during reset, otherwise it is disabled (BYTDIS='1'). It may be disabled, if byte access to 16-bit memory is not required, and the BHE signal is not used.

# **Segment Address Generation**

During external accesses the EBC generates a (programmable) number of address lines on Port 4, which extend the 16-bit address output on PORT0 or PORT1, and so increase the accessible address space. The number of segment address lines is selected during reset and coded in bit field SALSEL in register RP0H (see table below).

SALSEL	Segmen	t Address Lines	Direc	ctly accessible Address Space
1 1	Two:	A17A16	256	KByte (Default without pull-downs)
1 0	Eight:	A23A16	16	MByte (Maximum)
0 1	None		64	KByte (Minimum)
0 0	Four:	A19A16	1	MByte

**Note:** The total accessible address space may be increased by accessing several banks which are distinguished by individual chip select signals.

## **CS** Signal Generation

During external accesses the EBC can generate a (programmable) number of  $\overline{CS}$  lines on Port 6, which allow to directly select external peripherals or memory banks without requiring an external decoder. The number of  $\overline{CS}$  lines is selected during reset and coded in bit field CSSEL in register RP0H (see table below).

CSSEL	Chip Selec	ct Lines	Note				
1 1	Five:	CS4CS0	Default without pull-downs				
1 0	None		Port 6 pins free for IO				
0 1	Two:	CS1CS0					
0 0	Three:	CS2CS0					

The  $\overline{\text{CSx}}$  outputs are associated with the BUSCONx registers and are driven active (low) for any access within the address area defined for the respective BUSCON register. For any access outside this defined address area the respective  $\overline{\text{CSx}}$  signal will go inactive (high). At the beginning of each external bus cycle the corresponding valid  $\overline{\text{CS}}$  signal is determined and activated. All other  $\overline{\text{CS}}$  lines are deactivated (driven high) at the same time.

Note: The  $\overline{CSx}$  signals will not be updated for an access to any internal address area (ie. when no external bus cycle is started), even if this area is covered by the respective ADDRSELx register. An access to an on-chip X-Peripheral deactivates all external  $\overline{CS}$  signals. Upon accesses to address windows without a selected  $\overline{CS}$  line all selected  $\overline{CS}$  lines are deactivated.

The chip select signals allow to be operated in four different modes, which are selected via bits CSWENx and CSRENx in the respective BUSCONx register.

CSWENx	CSRENx	Chip Select Mode
0	0	Address Chip Select (Default after Reset, mode for CSO)
0	1	Read Chip Select
1	0	Write Chip Select
1	1	Read/Write Chip Select

**Address Chip Select** signals remain active until an access to another address window. An address chip select becomes active with the falling edge of ALE and becomes inactive with the falling edge of ALE of an external bus cycle that accesses a different address area. No spikes will be generated on the chip select lines.

Read or Write Chip Select signals remain active only as long as the associated control signal ( $\overline{\text{RD}}$  or  $\overline{\text{WR}}$ ) is active. This also includes the programmable read/write delay. Read chip select is only activated for read cycles, write chip select is only activated for write cycles, read/write chip select is activated for both read and write cycles (write cycles are assumed, if any of the signals  $\overline{\text{WRH}}$  or  $\overline{\text{WRL}}$  gets active). These modes save external glue logic, when accessing external devices like latches or drivers that only provide a single enable input.

**Note:**  $\overline{CS0}$  provides an address chip select directly after reset (except for single chip mode) when the first instruction is fetched.

Internal pullup devices hold all  $\overline{CS}$  lines high during reset. After the end of a reset sequence the pullup devices are switched off and the pin drivers control the pin levels on the selected  $\overline{CS}$  lines. Not selected  $\overline{CS}$  lines will enter the high-impedance state and are available for general purpose IO.

The pullup devices are also active during bus hold on the selected  $\overline{CS}$  lines, while  $\overline{HLDA}$  is active and the respective pin is switched to push/pull mode. Open drain outputs will float during bus hold. In this case external pullup devices are required or the new bus master is responsible for driving appropriate levels on the  $\overline{CS}$  lines.

### **Segment Address versus Chip Select**

The external bus interface of the C165/C163 supports many configurations for the external memory. By increasing the number of segment address lines the C165/C163 can address a linear address space of 256 KByte, 1 MByte or 16 MByte. This allows to implement a large sequential memory area, and also allows to access a great number of external devices, using an external decoder. By increasing the number of  $\overline{CS}$  lines the C165/C163 can access memory banks or peripherals without external glue logic. These two features may be combined to optimize the overall system performance. Enabling 4 segment address lines and 5 chip select lines eg. allows to access five memory banks of 1 MByte each. So the available address space is 5 MByte (without glue logic).

**Note:** Bit SGTDIS of register SYSCON defines, if the CSP register is saved during interrupt entry (segmentation active) or not (segmentation disabled).

## 8.2 Programmable Bus Characteristics

Important timing characteristics of the external bus interface have been made user programmable to allow to adapt it to a wide range of different external bus and memory configurations with different types of memories and/or peripherals.

The following parameters of an external bus cycle are programmable:

- ALE Control defines the ALE signal length and the address hold time after its falling edge
- Memory Cycle Time (extendable with 1...15 waitstates) defines the allowable access time
- Memory Tri-State Time (extendable with 1 waitstate) defines the time for a data driver to float
- Read/Write Delay Time defines when a command is activated after the falling edge of ALE
- READY Control defines, if a bus cycle is terminated internally or externally

**Note:** Internal accesses are executed with maximum speed and therefore are not programmable. External accesses use the slowest possible bus cycle after reset. The bus cycle timing may then be optimized by the initialization software.




Figure 8-5
Programmable External Bus Cycle

## **ALE Length Control**

The length of the ALE signal and the address hold time after its falling edge are controlled by the ALECTLx bits in the BUSCON registers. When bit ALECTL is set to '1', external bus cycles accessing the respective address window will have their ALE signal prolonged by half a CPU clock (25 ns at  $f_{CPU} = 20$  MHz). Also the address hold time after the falling edge of ALE (on a multiplexed bus) will be prolonged by half a CPU clock, so the data transfer within a bus cycle refers to the same CLKOUT edges as usual (ie. the data transfer is delayed by one CPU clock). This allows more time for the address to be latched.

**Note:** ALECTL0 is '1' after reset to select the slowest possible bus cycle, the other ALECTLx are '0' after reset.




Figure 8-6 ALE Length Control

## **Programmable Memory Cycle Time**

The C165/C163 allows the user to adjust the controller's external bus cycles to the access time of the respective memory or peripheral. This access time is the total time required to move the data to the destination. It represents the period of time during which the controller's signals do not change.




Figure 8-7 Memory Cycle Time

The external bus cycles of the C165/C163 can be extended for a memory or peripheral, which cannot keep pace with the controller's maximum speed, by introducing wait states during the access (see figure above). During these memory cycle time wait states, the CPU is idle, if this access is required for the execution of the current instruction.

The memory cycle time wait states can be programmed in increments of one CPU clock (50 ns at  $f_{CPU} = 20 \text{ MHz}$ ) within a range from 0 to 15 (default after reset) via the MCTC fields of the BUSCON registers. 15-<MCTC> waitstates will be inserted.

## **Programmable Memory Tri-State Time**

The C165/C163 allows the user to adjust the time between two subsequent external accesses to account for the tri-state time of the external device. The tri-state time defines, when the external device has released the bus after deactivation of the read command (RD).




Figure 8-8 Memory Tri-State Time

The output of the next address on the external bus can be delayed for a memory or peripheral, which needs more time to switch off its bus drivers, by introducing a wait state after the previous bus cycle (see figure above). During this memory tri-state time wait state, the CPU is not idle, so CPU operations will only be slowed down if a subsequent external instruction or data fetch operation is required during the next instruction cycle.

The memory tri-state time waitstate requires one CPU clock (50 ns at  $f_{CPU} = 20$  MHz) and is controlled via the MTTCx bits of the BUSCON registers. A waitstate will be inserted, if bit MTTCx is '0' (default after reset).

**Note:** External bus cycles in multiplexed bus modes implicitly add one tri-state time waitstate in addition to the programmable MTTC waitstate.

## Read/Write Signal Delay

The C165/C163 allows the user to adjust the timing of the read and write commands to account for timing requirements of external peripherals. The read/write delay controls the time between the falling edge of ALE and the falling edge of the command. Without read/write delay the falling edges of ALE and command(s) are coincident (except for propagation delays). With the delay enabled, the command(s) become active half a CPU clock (25 ns at  $f_{CPU} = 20$  MHz) after the falling edge of ALE.

The read/write delay does not extend the memory cycle time, and does not slow down the controller in general. In multiplexed bus modes, however, the data drivers of an external device may conflict with the C165/C163's address, when the early  $\overline{RD}$  signal is used. Therefore multiplexed bus cycles should always be programmed with read/write delay.




Figure 8-9 Read/Write Delay

The read/write delay is controlled via the RWDCx bits in the BUSCON registers. The command(s) will be delayed, if bit RWDCx is '0' (default after reset).

## 8.3 READY Controlled Bus Cycles

For situations, where the programmable waitstates are not enough, or where the response (access) time of a peripheral is not constant, the C165/C163 provides external bus cycles that are terminated via a READY input signal (synchronous or asynchronous). In this case the C165/C163 first inserts a programmable number of waitstates (0...7) and then monitors the READY line to determine the actual end of the current bus cycle. The external device drives READY low in order to indicate that data have been latched (write cycle) or are available (read cycle).




Figure 8-10 READY Controlled Bus Cycles

The  $\overline{READY}$  function is enabled via the RDYENx bits in the BUSCON registers. When this function is selected (RDYENx = '1'), only the lower 3 bits of the respective MCTC bit field define the number of inserted waitstates (0...7), while the MSB of bit field MCTC selects the  $\overline{READY}$  operation:

MCTC.3 = '0': Synchronous  $\overline{READY}$ , ie. the  $\overline{READY}$  signal must meet setup and hold times.

MCTC.3 = '1': Asynchronous  $\overline{READY}$ , ie. the  $\overline{READY}$  signal is synchronized internally.

The Synchronous READY provides the fastest bus cycles, but requires setup and hold times to be met. The CLKOUT signal **should be enabled** and may be used by the peripheral logic to control the READY timing in this case.

The Asynchronous READY is less restrictive, but requires additional waitstates caused by the internal synchronization. As the asynchronous READY is sampled earlier (see figure above) programmed waitstates may be necessary to provide proper bus cycles (see also notes on "normally-ready" peripherals below).

A READY signal (especially asynchronous READY) that has been activated by an external device may be deactivated in response to the trailing (rising) edge of the respective command (RD or WR).

**Note:** When the  $\overline{READY}$  function is enabled for a specific address window, each bus cycle within this window must be terminated with an active  $\overline{READY}$  signal. Otherwise the controller hangs until the next reset. A timeout function is only provided by the watchdog timer.

### Combining the READY function with predefined waitstates is advantageous in two cases:

Memory components with a fixed access time and peripherals operating with READY may be grouped into the same address window. The (external) waitstate control logic in this case would activate READY either upon the memory's chip select or with the peripheral's READY output. After the predefined number of waitstates the C165/C163 will check its READY line to determine the end of the bus cycle. For a memory access it will be low already (see example a) in the figure above), for a peripheral access it may be delayed (see example b) in the figure above). As memories tend to be faster than peripherals, there should be no impact on system performance.


When using the  $\overline{READY}$  function with so-called "normally-ready" peripherals, it may lead to erroneous bus cycles, if the  $\overline{READY}$  line is sampled too early. These peripherals pull their  $\overline{READY}$  output low, while they are idle. When they are accessed, they deactivate  $\overline{READY}$  until the bus cycle is complete, then drive it low again. If, however, the peripheral deactivates  $\overline{READY}$  after the first sample point of the C165/C163, the controller samples an active  $\overline{READY}$  and terminates the current bus cycle, which, of course, is too early. By inserting predefined waitstates the first  $\overline{READY}$  sample point can be shifted to a time, where the peripheral has safely controlled the  $\overline{READY}$  line (eg. after 2 waitstates in the figure above).

### 8.4 Controlling the External Bus Controller

A set of registers controls the functions of the EBC. General features like the usage of interface pins (WR, BHE), segmentation and internal ROM mapping are controlled via register SYSCON. The properties of a bus cycle like chip select mode, usage of READY, length of ALE, external bus mode, read/write delay and waitstates are controlled via registers BUSCON4...BUSCON0. Four of these registers (BUSCON4...BUSCON1) have an address select register (ADDRSEL4...ADDRSEL1) associated with them, which allows to specify up to four address areas and the individual bus characteristics within these areas. All accesses that are not covered by these four areas are then controlled via BUSCON0. This allows to use memory components or peripherals with different interfaces within the same system, while optimizing accesses to each of them.


SYSCON (FF12 <sub>H</sub> / 89 <sub>H</sub> )						SFR						Reset Value: 0XX0 <sub>H</sub>					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	STKSZ	! • -	ROM S1	SGT DIS	ROM EN	BYT DIS	CLK EN	WR CFG	-	-	-	-	XPEN	VISI BLE	XPER- SHARE		
	rw		rw	rw	rw	rw	rw	rw	-	-	-	-	rw	rw	rw		
Bit			Function	on													
XPER	R-SHA		<b>XBUS</b> '0': Exte '1': XBL	ernal a	ccess	es to	XBUS	periph	nerals				ing hol	d mod	de		
VISIB	BLE		Visible Mode Control  '0': Accesses to XBUS peripherals are done internally  '1': XBUS peripheral accesses are made visible on the external pins														
XPEN	I		XBUS Peripheral Enable Bit '0': Accesses to the on-chip X-Peripherals and their functions are disabled '1': The on-chip X-Peripherals are enabled and can be accessed							d							
WRC	FG		Write Configuration Control (Set according to pin P0H.0 during reset) '0': Pins WR and BHE retain their normal function '1': Pin WR acts as WRL, pin BHE acts as WRH														
CLKE	EN		System Clock Output Enable (CLKOUT)  '0': CLKOUT disabled: pin may be used for general purpose IO  '1': CLKOUT enabled: pin outputs the system clock signal														
BYTD	DIS		Disable/Enable Control for Pin BHE (Set according to data bus width)  '0': Pin BHE enabled  '1': Pin BHE disabled, pin may be used for general purpose IO														
ROMI	EN		Internal ROM Enable (Set according to pin EA during reset) '0': Internal ROM disabled: accesses to the ROM area use the external bus '1': Internal ROM enabled					us									
SGTE	DIS		Segmentation Disable/Enable Control '0': Segmentation enabled (CSP is saved/restored during interrupt entry/exit) '1': Segmentation disabled (Only IP is saved/restored)					exit)									
ROM	S1		Internal ROM Mapping  '0': Internal ROM area mapped to segment 0 (00'0000 <sub>H</sub> 00'7FFF <sub>H</sub> )  '1': Internal ROM area mapped to segment 1 (01'0000 <sub>H</sub> 01'7FFF <sub>H</sub> )														
STKS	SZ		<b>Systen</b> Selects				stem s	stack (i	n the	interna	al RAN	Л) fror	m 32 to	1024	1 words		

**Note:** Register SYSCON cannot be changed after execution of the EINIT instruction. Bit SGTDIS controls the correct stack operation (push/pop of CSP or not) during traps and interrupts. The layout of the five BUSCON registers is identical. Registers BUSCON4...BUSCON1, which control the selected address windows, are completely under software control, while register BUSCON0, which eg. is also used for the very first code access after reset, is partly controlled by hardware, ie. it is initialized via PORT0 during the reset sequence. This hardware control allows to define an appropriate external bus for systems, where no internal program memory is provided.



**Note:** BUSCON0 is initialized with  $0000_H$ , if pin  $\overline{EA}$  is high during reset. If pin  $\overline{EA}$  is low during reset, bits BUSACT0 and ALECTL0 are set ('1') and bit field BTYP is loaded with the bus configuration selected via PORT0.

Bit	Function
мстс	<b>Memory Cycle Time Control</b> (Number of memory cycle time wait states) 0 0 0 0 : 15 waitstates (Number = 15 - <mctc>)</mctc>
	1 1 1 : No waitstates
RWDCx	Read/Write Delay Control for BUSCONx  '0': With read/write delay: activate command 1 TCL after falling edge of ALE  '1': No read/write delay: activate command with falling edge of ALE
MTTCx	Memory Tristate Time Control '0': 1 waitstate '1': No waitstate
ВТҮР	External Bus Configuration 0 0 : 8-bit Demultiplexed Bus 0 1 : 8-bit Multiplexed Bus 1 0 : 16-bit Demultiplexed Bus 1 1 : 16-bit Multiplexed Bus Note: For BUSCON0 BTYP is defined via PORT0 during reset.
ALECTLx	ALE Lengthening Control '0': Normal ALE signal '1': Lengthened ALE signal
BUSACTx	Bus Active Control '0': External bus disabled '1': External bus enabled (within the respective address window, see ADDRSEL)
RDYENx	READY Input Enable  '0': External bus cycle is controlled by bit field MCTC only  '1': External bus cycle is controlled by the READY input signal
CSRENx	Read Chip Select Enable  '0': The $\overline{CS}$ signal is independent of the read command ( $\overline{RD}$ )  '1': The $\overline{CS}$ signal is generated for the duration of the read command
CSWENx	Write Chip Select Enable '0': The CS signal is independent of the write command (WR,WRL,WRH) '1': The CS signal is generated for the duration of the write command



Bit	Function
RGSZ	Range Size Selection  Defines the size of the address area controlled by the respective BUSCONx/  ADDRSELx register pair. See table below.
RGSAD	Range Start Address  Defines the upper bits of the start address (A23) of the respective address area. See table below.

**Note:** There is no register ADDRSEL0, as register BUSCON0 controls all external accesses outside the four address windows of BUSCON4...BUSCON1 within the complete address space.

# **SIEMENS**

## **Definition of Address Areas**

The four register pairs BUSCON4/ADDRSEL4...BUSCON1/ADDRSEL1 allow to define 4 separate address areas within the address space of the C165/C163. Within each of these address areas external accesses can be controlled by one of the four different bus modes, independent of each other and of the bus mode specified in register BUSCON0. Each ADDRSELx register in a way cuts out an address window, within which the parameters in register BUSCONx are used to control external accesses. The range start address of such a window defines the upper address bits, which are not used within the address window of the specified size (see table below). For a given window size only those upper address bits of the start address are used (marked "R"), which are not implicitly used for addresses inside the window. The lower bits of the start address (marked "x") are disregarded.

Bit field RGSZ	Resulting Window Size	Relevant Bits (R) of Start Address (A23A12)											
0000	4 KByte	R	R	R	R	R	R	R	R	R	R	R	R
0001	8 KByte	R	R	R	R	R	R	R	R	R	R	R	X
0010	16 KByte	R	R	R	R	R	R	R	R	R	R	Χ	X
0011	32 KByte	R	R	R	R	R	R	R	R	R	Χ	Χ	X
0100	64 KByte	R	R	R	R	R	R	R	R	Χ	Χ	Χ	X
0101	128 KByte	R	R	R	R	R	R	R	Χ	Х	Х	Χ	X
0110	256 KByte	R	R	R	R	R	R	Χ	Χ	Χ	Χ	Χ	X
0111	512 KByte	R	R	R	R	R	Х	Χ	Χ	Х	Х	Χ	X
1000	1 MByte	R	R	R	R	Χ	Х	Χ	Χ	Х	Х	Χ	X
1001	2 MByte	R	R	R	Χ	Χ	Х	Χ	Χ	Х	Х	Χ	X
1010	4 MByte	R	R	Χ	Χ	Χ	Х	Χ	Χ	Х	Х	Χ	X
1011	8 MByte	R	Χ	Χ	Χ	Χ	Χ	Х	Χ	Χ	Χ	Χ	Х
11 x x	Reserved.												

## **Address Window Arbitration**

For each access the EBC compares the current address with all address select registers (programmable ADDRSELx and hardwired XADRSx). This comparison is done in four levels.

- **Priority 1**: The hardwired XADRSx registers are evaluated first. A match with one of these registers directs the access to the respective X-Peripheral using the corresponding XBCONx register and ignoring all other ADDRSELx registers.
- **Priority 2**: Registers ADDRSEL2 and ADDRSEL4 are evaluated before ADDRSEL1 and ADDRSEL3, respectively. A match with one of these registers directs the access to the respective external area using the corresponding BUSCONx register and ignoring registers ADDRSEL1/3 (see figure below).
- **Priority 3**: A match with registers ADDRSEL1 or ADDRSEL3 directs the access to the respective external area using the corresponding XBCONx register.
- **Priority 4**: If there is no match with any XADRSx or ADDRSELx register the access to the external bus uses register BUSCON0.





Figure 8-11 Address Window Arbitration

**Note:** Only the indicated overlaps are defined. All other overlaps lead to erroneous bus cycles. Eg. ADDRSEL4 may not overlap ADDRSEL2 or ADDRSEL1. The hardwired XADRSx registers are defined non-overlapping.



Note: RP0H cannot be changed via software, but rather allows to check the current configuration.

## **Precautions and Hints**

- The external bus interface is enabled as long as at least one of the BUSCON registers has its BUSACT bit set.
- PORT1 will output the intra-segment address as long as at least one of the BUSCON registers selects a demultiplexed external bus, even for multiplexed bus cycles.
- Not all address areas defined via registers ADDRSELx may overlap each other. The operation of the EBC will be unpredictable in such a case. See chapter "Address Window Arbitration".
- The address areas defined via registers ADDRSELx may overlap internal address areas. Internal accesses will be executed in this case.
- For any access to an internal address area the EBC will remain inactive (see EBC Idle State).

## 8.5 EBC Idle State

When the external bus interface is enabled, but no external access is currently executed, the EBC is idle. As long as only internal resources (from an architecture point of view) like IRAM, GPRs or SFRs, etc. are used the external bus interface does not change (see table below).

Accesses to on-chip X-Peripherals are also controlled by the EBC. However, even though an X-Peripheral appears like an external peripheral to the controller, the respective accesses do not generate valid external bus cycles.

Due to timing constraints address and write data of an XBUS cycle are reflected on the external bus interface (see table below). The "address" mentioned above includes PORT1, Port 4,  $\overline{BHE}$  and ALE which also pulses for an XBUS cycle. The external  $\overline{CS}$  signals on Port 6 are driven inactive (high) because the EBC switches to an internal  $\overline{XCS}$  signal.

The external control signals (RD and WR or WRL/WRH if enabled) remain inactive (high).

Status of the external bus interface during EBC idle state:

Pins	Internal accesses only	XBUS accesses				
PORT0	Tristated (floating)	Tristated (floating) for read accesses XBUS write data for write accesses				
PORT1	Last used external address (if used for the bus interface)	Last used XBUS address (if used for the bus interface)				
Port 4	Last used external segment address (on selected pins)	Last used XBUS segment address (on selected pins)				
Port 6	Active external CS signal corresponding to last used address	Inactive (high) for selected CS signals				
BHE	Level corresponding to last external access	Level corresponding to last XBUS access				
ALE	Inactive (low)	Pulses as defined for X-Peripheral				
RD	Inactive (high)	Inactive (high)				
WR/WRL	Inactive (high)	Inactive (high)				
WRH	Inactive (high)	Inactive (high)				

## 8.6 External Bus Arbitration

In high performance systems it may be efficient to share external resources like memory banks or peripheral devices among more than one controller. The C165/C163 supports this approach with the possibility to arbitrate the access to its external bus, ie. to the external devices.

This bus arbitration allows an external master to request the C165/C163's bus via the HOLD input. The C165/C163 acknowledges this request via the HLDA output and will float its bus lines in this case. The  $\overline{\text{CS}}$  outputs provide internal pullup devices. The new master may now access the peripheral devices or memory banks via the same interface lines as the C165/C163. During this time the C165/C163 can keep on executing, as long as it does not need access to the external bus. All actions that just require internal resources like instruction or data memory and on-chip peripherals, may be executed in parallel.

When the C165/C163 needs access to its external bus while it is occupied by another bus master, it demands it via the BREQ output.

The external bus arbitration is enabled by setting bit HLDEN in register PSW to '1'. In this case the three bus arbitration pins HOLD, HLDA and BREQ are automatically controlled by the EBC independent of their IO configuration. Bit HLDEN may be cleared during the execution of program sequences, where the external resources are required but cannot be shared with other bus masters. In this case the C165/C163 will not answer to HOLD requests from other external masters. If HLDEN is cleared while the C165/C163 is in Hold State (code execution from internal RAM/ROM) this Hold State is left only after HOLD has been deactivated again. Ie. in this case the current Hold State continues and only the next HOLD request is not answered.

Connecting eg. two C165/C163s in this way would require additional logic to combine the respective output signals HLDA and BREQ. This can be avoided by switching one of the controllers into Slave Mode where pin HLDA is switched to input. This allows to directly connect the slave controller to another master controller without glue logic. The Slave Mode is selected by setting bit DP6.7 to '1'. DP6.7='0' (default after reset) selects the Master Mode.

Note: The pins HOLD, HLDA and BREQ keep their alternate function (bus arbitration) even after the arbitration mechanism has been switched off by clearing HLDEN.

All three pins are used for bus arbitration after bit HLDEN was set once.

# **Connecting Bus Masters**

When multiple C165/C163s or a C165/C163 and another bus master shall share external resources some glue logic is required that defines the currently active bus master and also enables a C165/C163 which has surrendered its bus interface to regain control of it in case it must access the shared external resources. This glue logic is required if the "other" bus master does not automatically remove its hold request after having used the shared resources.

When two C165/C163s are to be connected in this way the external glue logic can be left out. In this case one of the controllers must be operated in its Master Mode (default after reset, DP6.7='0') while the other one must be operated in its Slave Mode (selected with DP6.7='1').

In Slave Mode the C165/C163 inverts the direction of its HLDA pin and uses it as an input, while the master's HLDA pin remains an output. This approach does not require any additional glue logic for the bus arbitration (see figure below).




Figure 8-12 Sharing External Resources using Slave Mode

When the bus arbitration is enabled (HLDEN='1') the three corresponding pins are automatically controlled by the EBC. Normally the respective port direction register bits retain their reset value which is '0'. This selects Master Mode where the device operates compatible with earlier versions. Slave Mode is enabled by intentionally switching pin  $\overline{BREQ}$  to output (DP6.7='1') which is neither required for Master Mode nor for earlier devices.

# **Entering the Hold State**

Access to the C165/C163's external bus is requested by driving its HOLD input low. After synchronizing this signal the C165/C163 will complete a current external bus cycle (if any is active), release the external bus and grant access to it by driving the HLDA output low. During hold state the C165/C163 treats the external bus interface as follows:

- Address and data bus(es) float to tri-state
- ALE is pulled low by an internal pulldown device
- Command lines are pulled high by internal pullup devices (RD, WR/WRL, BHE/WRH)
- CSx outputs are pulled high (push/pull mode) or float to tri-state (open drain mode)

Should the C165/C163 require access to its external bus during hold mode, it activates its bus request output  $\overline{\mathsf{BREQ}}$  to notify the arbitration circuitry.  $\overline{\mathsf{BREQ}}$  is activated only during hold mode. It will be inactive during normal operation.




Figure 8-13
External Bus Arbitration, Releasing the Bus

Note: The C165/C163 will complete the currently running bus cycle before granting bus access as indicated by the broken lines. This may delay hold acknowledge compared to this figure. The figure above shows the first possibility for BREQ to get active.

During bus hold pin P3.12 is switched back to its standard function and is then controlled by DP3.12 and P3.12. Keep DP3.12 = '0' in this case to ensure floating in hold mode.

# **Exiting the Hold State**

The external bus master returns the access rights to the C165/C163 by driving the HOLD input high. After synchronizing this signal the C165/C163 will drive the HLDA output high, actively drive the control signals and resume executing external bus cycles if required.

Depending on the arbitration logic, the external bus can be returned to the C165/C163 under two circumstances:

- The external master does no more require access to the shared resources and gives up its own access rights, or
- The C165/C163 needs access to the shared resources and demands this by activating its BREQ output. The arbitration logic may then deactivate the other master's HLDA and so free the external bus for the C165/C163, depending on the priority of the different masters.

Note: The Hold State is not terminated by clearing bit HLDEN.




Figure 8-14
External Bus Arbitration, (Regaining the Bus)

Note: The falling BREQ edge shows the last chance for BREQ to trigger the indicated regain-sequence. Even if BREQ is activated earlier the regain-sequence is initiated by HOLD going high. BREQ and HOLD are connected via an external arbitration circuitry. Please note that HOLD may also be deactivated without the C165/C163 requesting the bus.

## 8.7 The XBUS Interface

The C165/C163 provides an on-chip interface (the XBUS interface), which allows to connect integrated customer/application specific peripherals to the standard controller core. The XBUS is an internal representation of the external bus interface, ie. it is operated in the same way.

The current XBUS interface is prepared to support up to 3 X-Peripherals.

For each peripheral on the XBUS (X-Peripheral) there is a separate address window controlled by an XBCON and an XADRS register. As an interface to a peripheral in many cases is represented by just a few registers, the XADRS registers select smaller address windows than the standard ADDRSEL registers. As the register pairs control integrated peripherals rather than externally connected ones, they are fixed by mask programming rather than being user programmable.

X-Peripheral accesses provide the same choices as external accesses, so these peripherals may be bytewide or wordwide, with or without a separate address bus. Interrupt nodes and configuration pins (on PORT0) are provided for X-Peripherals to be integrated.

**Note:** If you plan to develop a peripheral of your own to be integrated into a C165/C163 device to create a customer specific version, please ask for the specification of the XBUS interface and for further support.

## 9 The General Purpose Timer Units

The General Purpose Timer Units GPT1 and GPT2 represent very flexible multifunctional timer structures which may be used for timing, event counting, pulse width measurement, pulse generation, frequency multiplication, and other purposes. They incorporate five 16-bit timers that are grouped into the two timer blocks GPT1 and GPT2.

Block GPT1 contains 3 timers/counters with a maximum resolution of 400 ns (@ 20 MHz CPU clock), while block GPT2 contains 2 timers/counters with a maximum resolution of 200 ns (@ 20 MHz CPU clock) and a 16-bit Capture/Reload register (CAPREL). Each timer in each block may operate independently in a number of different modes such as gated timer or counter mode, or may be concatenated with another timer of the same block. The auxiliary timers of GPT1 may optionally be configured as reload or capture registers for the core timer. In the GPT2 block, the additional CAPREL register supports capture and reload operation with extended functionality, and its core timer T6 may be concatenated with timers of the CAPCOM units (T0, T1, T7 and T8). Each block has alternate input/output functions and specific interrupts associated with it.

## 9.1 Timer Block GPT1

From a programmer's point of view, the GPT1 block is composed of a set of SFRs as summarized below. Those portions of port and direction registers which are used for alternate functions by the GPT1 block are shaded.




Figure 9-1
SFRs and Port Pins Associated with Timer Block GPT1

All three timers of block GPT1 (T2, T3, T4) can run in 3 basic modes, which are timer, gated timer, and counter mode, and all timers can either count up or down. Each timer has an alternate input function pin on Port 3 associated with it which serves as the gate control in gated timer mode, or as the count input in counter mode. The count direction (Up / Down) may be programmed via software or may be dynamically altered by a signal at an external control input pin. Each overflow/underflow of core timer T3 may be indicated on an alternate output function pin. The auxiliary timers T2 and T4 may additionally be concatenated with the core timer, or used as capture or reload registers for the core timer.

The current contents of each timer can be read or modified by the CPU by accessing the corresponding timer registers T2, T3, or T4, which are located in the non-bitaddressable SFR space. When any of the timer registers is written to by the CPU in the state immediately before a timer increment, decrement, reload, or capture is to be performed, the CPU write operation has priority in order to guarantee correct results.




Figure 9-2 GPT1 Block Diagram

# **GPT1 Core Timer T3**

The core timer T3 is configured and controlled via its bitaddressable control register T3CON.

•	Т3СО	N (FF	42 <sub>H</sub> / /	А1 <sub>Н</sub> )					Reset Value: 0000 <sub>H</sub>							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	ı	-	-	T3 OTL	T30E	T3 UDE	T3UD	T3R		T3M	I I		ТЗІ	
	_	_	-	_	_	rw	rw	rw	rw	rw	•	rw	•		rw	

Bit	Function									
T3I	Timer 3 Input Selection									
	Depends on the operating mode, see respective sections.									
T3M	Timer 3 Mode Control (Basic Operating Mode)									
	0 0 0 : Timer Mode									
	0 0 1 : Counter Mode									
	0 1 0 : Gated Timer with Gate active low									
	0 1 1 : Gated Timer with Gate active high									
	1 X X : Reserved. Do not use this combination.									
T3R	Timer 3 Run Bit									
	T3R = '0': Timer / Counter 3 stops									
	T3R = '1': Timer / Counter 3 runs									
T3UD	Timer 3 Up / Down Control *)									
T3UDE	Timer 3 External Up/Down Enable *)									
T3OE	Alternate Output Function Enable									
	T3OE = '0': Alternate Output Function Disabled									
	T3OE = '1': Alternate Output Function Enabled									
T3OTL	Timer 3 Output Toggle Latch									
	Toggles on each overflow / underflow of T3. Can be set or reset by software.									

<sup>\*)</sup> For the effects of bits T3UD and T3UDE refer to the direction table below.

## **Timer 3 Run Bit**

The timer can be started or stopped by software through bit T3R (Timer T3 Run Bit). If T3R='0', the timer stops. Setting T3R to '1' will start the timer.

In gated timer mode, the timer will only run if T3R='1' and the gate is active (high or low, as programmed).

## **Count Direction Control**

The count direction of the core timer can be controlled either by software or by the external input pin T3EUD (Timer T3 External Up/Down Control Input), which is the alternate input function of port pin P3.4. These options are selected by bits T3UD and T3UDE in control register T3CON. When the up/down control is done by software (bit T3UDE='0'), the count direction can be altered by setting or clearing bit T3UD. When T3UDE='1', pin T3EUD is selected to be the controlling source of the count direction. However, bit T3UD can still be used to reverse the actual count direction, as shown in the table below. If T3UD='0' and pin T3EUD shows a low level, the timer is counting up. With a high level at T3EUD the timer is counting down. If T3UD='1', a high level at pin T3EUD specifies counting up, and a low level specifies counting down. The count direction can be changed regardless of whether the timer is running or not.

When pin T3EUD/P3.4 is used as external count direction control input, it must be configured as input, ie. its corresponding direction control bit DP3.4 must be set to '0'.

**GPT1 Core Timer T3 Count Direction Control** 

Pin TxEUD	Bit TxUDE	Bit TxUD	Count Direction
X	0	0	Count Up
X	0	1	Count Down
0	1	0	Count Up
1	1	0	Count Down
0	1	1	Count Down
1	1	1	Count Up

**Note:** The direction control works the same for core timer T3 and for auxiliary timers T2 and T4. Therefore the pins and bits are named Tx...

# **Timer 3 Output Toggle Latch**

An overflow or underflow of timer T3 will clock the toggle bit T3OTL in control register T3CON. T3OTL can also be set or reset by software. Bit T3OE (Alternate Output Function Enable) in register T3CON enables the state of T3OTL to be an alternate function of the external output pin T3OUT/P3.3. For that purpose, a '1' must be written into port data latch P3.3 and pin T3OUT/P3.3 must be configured as output by setting direction control bit DP3.3 to '1'. If T3OE='1', pin T3OUT then outputs the state of T3OTL. If T3OE='0', pin T3OUT can be used as general purpose IO pin.

In addition, T3OTL can be used in conjunction with the timer over/underflows as an input for the counter function or as a trigger source for the reload function of the auxiliary timers T2 and T4. For this purpose, the state of T3OTL does not have to be available at pin T3OUT, because an internal connection is provided for this option.

## **Timer 3 in Timer Mode**

Timer mode for the core timer T3 is selected by setting bit field T3M in register T3CON to '000<sub>B</sub>'. In this mode, T3 is clocked with the internal system clock (CPU clock) divided by a programmable prescaler, which is selected by bit field T3I. The input frequency  $f_{T3}$  for timer T3 and its resolution  $f_{T3}$  are scaled linearly with lower clock frequencies  $f_{CPU}$ , as can be seen from the following formula:

$$f_{T3} = \frac{f_{CPU}}{8 * 2^{}}$$
  $r_{T3} [\mu s] = \frac{8 * 2^{}}{f_{CPU} [MHz]}$ 




Figure 9-3
Block Diagram of Core Timer T3 in Timer Mode

The timer input frequencies, resolution and periods which result from the selected prescaler option when using a 20 MHz CPU clock are listed in the table below. This table also applies to the Gated Timer Mode of T3 and to the auxiliary timers T2 and T4 in timer and gated timer mode. Note that some numbers may be rounded to 3 significant digits.

# **GPT1 Timer Input Frequencies, Resolution and Periods**

$f_{CPU} = 20MHz$	Timer Input Selection T2I / T3I / T4I												
	000 <sub>B</sub>	001 <sub>B</sub>	010 <sub>B</sub>	011 <sub>B</sub>	100 <sub>B</sub>	101 <sub>B</sub>	110 <sub>B</sub>	111 <sub>B</sub>					
Prescaler factor	8	16	32	64	128	256	512	1024					
Input Frequency	2.5 MHz	1.25 MHz	625 kHz	312.5 kHz	156.25 kHz	78.125 kHz	39.06 kHz	19.53 kHz					
Resolution	400 ns	800 ns	1.6 μs	3.2 μs	6.4 μs	12.8 μs	25.6 μs	51.2 μs					
Period	26 ms	52.5 ms	105 ms	210 ms	420 ms	840 ms	1.68 s	3.36 s					

## **Timer 3 in Gated Timer Mode**

Gated timer mode for the core timer T3 is selected by setting bit field T3M in register T3CON to '010<sub>B</sub>' or '011<sub>B</sub>'. Bit T3M.0 (T3CON.3) selects the active level of the gate input. In gated timer mode the same options for the input frequency as for the timer mode are available. However, the input clock to the timer in this mode is gated by the external input pin T3IN (Timer T3 External Input), which is an alternate function of P3.6.

To enable this operation pin T3IN/P3.6 must be configured as input, ie. direction control bit DP3.6 must contain '0'.




Figure 9-4
Block Diagram of Core Timer T3 in Gated Timer Mode

If T3M.0='0', the timer is enabled when T3IN shows a low level. A high level at this pin stops the timer. If T3M.0='1', pin T3IN must have a high level in order to enable the timer. In addition, the timer can be turned on or off by software using bit T3R. The timer will only run, if T3R='1' and the gate is active. It will stop, if either T3R='0' or the gate is inactive.

Note: A transition of the gate signal at pin T3IN does not cause an interrupt request.

## **Timer 3 in Counter Mode**

Counter mode for the core timer T3 is selected by setting bit field T3M in register T3CON to '001<sub>B</sub>'. In counter mode timer T3 is clocked by a transition at the external input pin T3IN, which is an alternate function of P3.6. The event causing an increment or decrement of the timer can be a positive, a negative, or both a positive and a negative transition at this pin. Bit field T3I in control register T3CON selects the triggering transition (see table below).




Figure 9-5
Block Diagram of Core Timer T3 in Counter Mode

# **GPT1 Core Timer T3 (Counter Mode) Input Edge Selection**

T3I	Triggering Edge for Counter Increment / Decrement
0 0 0	None. Counter T3 is disabled
0 0 1	Positive transition (rising edge) on T3IN
0 1 0	Negative transition (falling edge) on T3IN
0 1 1	Any transition (rising or falling edge) on T3IN
1 X X	Reserved. Do not use this combination

For counter operation, pin T3IN/P3.6 must be configured as input, ie. direction control bit DP3.6 must be '0'. The maximum input frequency which is allowed in counter mode is  $f_{\text{CPU}}/16$  (1.25 MHz @  $f_{\text{CPU}}=20$  MHz). To ensure that a transition of the count input signal which is applied to T3IN is correctly recognized, its level should be held high or low for at least 8  $f_{\text{CPU}}$  cycles before it changes.

# **GPT1 Auxiliary Timers T2 and T4**

Both auxiliary timers T2 and T4 have exactly the same functionality. They can be configured for timer, gated timer, or counter mode with the same options for the timer frequencies and the count signal as the core timer T3. In addition to these 3 counting modes, the auxiliary timers can be concatenated with the core timer, or they may be used as reload or capture registers in conjunction with the core timer.

**Note:** The auxiliary timers have no output toggle latch and no alternate output function.

The individual configuration for timers T2 and T4 is determined by their bitaddressable control registers T2CON and T4CON, which are both organized identically. Note that functions which are present in all 3 timers of block GPT1 are controlled in the same bit positions and in the same manner in each of the specific control registers.

•	Г2СО	N (FF	40 <sub>H</sub> / /	<b>А0<sub>Н</sub>)</b>				SI	FR		Reset Value: 0000 <sub>H</sub>					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ı	ı	ı	-	-	-	-	T2 UDE	T2UD	T2R		T2M			T2I	
	-	-	-	-	-	-	-	rw	rw	rw		rw			-	

•	T4CO	N (FF	44 <sub>H</sub> / /	A2 <sub>H</sub> )				SF	FR	Reset Value: 0000 <sub>H</sub>						
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	T4 UDE	T4UD	T4R		<b>T4M</b>			T4I	
	-	-	-	-	-	-	-	rw	rw	rw		rw			rw	

Bit	Function									
TxI	Timer x Inp	out Selection								
	Depends or	n the Operating Mode, see respective sections.								
TxM	Timer x Mode Control (Basic Operating Mode)									
	000:	Timer Mode								
	001:	Counter Mode								
	010:	Gated Timer with Gate active low								
	011:	Gated Timer with Gate active high								
	100:	Reload Mode								
	101:	Capture Mode								
	11X:	Reserved. Do not use this combination								
TxR	Timer x Ru	ın Bit								
	TxR = '0':	Timer / Counter x stops								
		Timer / Counter x runs								
TxUD	Timer x Up	o / Down Control *)								
TxUDE	Timer x External Up/Down Enable *)									

<sup>\*)</sup> For the effects of bits TxUD and TxUDE refer to the direction table (see T3 section).

# **Count Direction Control for Auxiliary Timers**

The count direction of the auxiliary timers can be controlled in the same way as for the core timer T3. The description and the table apply accordingly.

## Timers T2 and T4 in Timer Mode or Gated Timer Mode

When the auxiliary timers T2 and T4 are programmed to timer mode or gated timer mode, their operation is the same as described for the core timer T3. The descriptions, figures and tables apply accordingly with one exception:

• There is no output toggle latch and no alternate output pin for T2 and T4.

## Timers T2 and T4 in Counter Mode

Counter mode for the auxiliary timers T2 and T4 is selected by setting bit field TxM in the respective register TxCON to '001<sub>B</sub>'. In counter mode timers T2 and T4 can be clocked either by a transition at the respective external input pin TxIN, or by a transition of timer T3's output toggle latch T3OTL.




Figure 9-6
Block Diagram of an Auxiliary Timer in Counter Mode

The event causing an increment or decrement of a timer can be a positive, a negative, or both a positive and a negative transition at either the respective input pin, or at the toggle latch T3OTL. Bit field TxI in the respective control register TxCON selects the triggering transition (see table below).

# **GPT1 Auxiliary Timer (Counter Mode) Input Edge Selection**

T2I / T4I	Triggering Edge for Counter Increment / Decrement
X 0 0	None. Counter Tx is disabled
0 0 1	Positive transition (rising edge) on TxIN
0 1 0	Negative transition (falling edge) on TxIN
0 1 1	Any transition (rising or falling edge) on TxIN
1 0 1	Positive transition (rising edge) of output toggle latch T3OTL
110	Negative transition (falling edge) of output toggle latch T3OTL
111	Any transition (rising or falling edge) of output toggle latch T3OTL

**Note:** Only state transitions of T3OTL which are caused by the overflows/underflows of T3 will trigger the counter function of T2/T4. Modifications of T3OTL via software will NOT trigger the counter function of T2/T4.

For counter operation, pin TxIN must be configured as input, ie. the respective direction control bit must be '0'. The maximum input frequency which is allowed in counter mode is  $f_{CPU}/8$  (1.25 MHz @  $f_{CPU}=20$  MHz). To ensure that a transition of the count input signal which is applied to TxIN is correctly recognized, its level should be held for at least 8  $f_{CPU}$  cycles before it changes.

## **Timer Concatenation**

Using the toggle bit T3OTL as a clock source for an auxiliary timer in counter mode concatenates the core timer T3 with the respective auxiliary timer. Depending on which transition of T3OTL is selected to clock the auxiliary timer, this concatenation forms a 32-bit or a 33-bit timer/counter.

- 32-bit Timer/Counter: If both a positive and a negative transition of T3OTL is used to clock the auxiliary timer, this timer is clocked on every overflow/underflow of the core timer T3. Thus, the two timers form a 32-bit timer.
- 33-bit Timer/Counter: If either a positive or a negative transition of T3OTL is selected to clock the auxiliary timer, this timer is clocked on every second overflow/underflow of the core timer T3. This configuration forms a 33-bit timer (16-bit core timer+T3OTL+16-bit auxiliary timer).

The count directions of the two concatenated timers are not required to be the same. This offers a wide variety of different configurations.

T3 can operate in timer, dated timer or counter mode in this case.




Figure 9-7
Concatenation of Core Timer T3 and an Auxiliary Timer

# **Auxiliary Timer in Reload Mode**

Reload mode for the auxiliary timers T2 and T4 is selected by setting bit field TxM in the respective register TxCON to ' $100_B$ '. In reload mode the core timer T3 is reloaded with the contents of an auxiliary timer register, triggered by one of two different signals. The trigger signal is selected the same way as the clock source for counter mode (see table above), ie. a transition of the auxiliary timer's input or the output toggle latch T3OTL may trigger the reload.

**Note:** When programmed for reload mode, the respective auxiliary timer (T2 or T4) stops independent of its run flag T2R or T4R.




Figure 9-8 GPT1 Auxiliary Timer in Reload Mode

Upon a trigger signal T3 is loaded with the contents of the respective timer register (T2 or T4) and the interrupt request flag (T2IR or T4IR) is set.

**Note:** When a T3OTL transition is selected for the trigger signal, also the interrupt request flag T3IR will be set upon a trigger, indicating T3's overflow or underflow.

Modifications of T3OTL via software will NOT trigger the counter function of T2/T4.

The reload mode triggered by T3OTL can be used in a number of different configurations. Depending on the selected active transition the following functions can be performed:

- If both a positive and a negative transition of T3OTL is selected to trigger a reload, the core timer will be reloaded with the contents of the auxiliary timer each time it overflows or underflows. This is the standard reload mode (reload on overflow/underflow).
- If either a positive or a negative transition of T3OTL is selected to trigger a reload, the core timer will be reloaded with the contents of the auxiliary timer on every second overflow or underflow.

• Using this "single-transition" mode for both auxiliary timers allows to perform very flexible pulse width modulation (PWM). One of the auxiliary timers is programmed to reload the core timer on a positive transition of T3OTL, the other is programmed for a reload on a negative transition of T3OTL. With this combination the core timer is alternately reloaded from the two auxiliary timers.

The figure below shows an example for the generation of a PWM signal using the alternate reload mechanism. T2 defines the high time of the PWM signal (reloaded on positive transitions) and T4 defines the low time of the PWM signal (reloaded on negative transitions). The PWM signal can be output on T3OUT with T3OE='1', P3.3='1' and DP3.3='1'. With this method the high and low time of the PWM signal can be varied in a wide range.

**Note:** The output toggle latch T3OTL is accessible via software and may be changed, if required, to modify the PWM signal. However, this will NOT trigger the reloading of T3.




Figure 9-9
GPT1 Timer Reload Configuration for PWM Generation

**Note:** Although it is possible, it should be avoided to select the same reload trigger event for both auxiliary timers. In this case both reload registers would try to load the core timer at the same time. If this combination is selected, T2 is disregarded and the contents of T4 is reloaded.

# **Auxiliary Timer in Capture Mode**

Capture mode for the auxiliary timers T2 and T4 is selected by setting bit field TxM in the respective register TxCON to '101<sub>B</sub>'. In capture mode the contents of the core timer are latched into an auxiliary timer register in response to a signal transition at the respective auxiliary timer's external input pin TxIN. The capture trigger signal can be a positive, a negative, or both a positive and a negative transition.

The two least significant bits of bit field TxI are used to select the active transition (see table in the counter mode section), while the most significant bit TxI.2 is irrelevant for capture mode. It is recommended to keep this bit cleared (TxI.2 = '0').

**Note:** When programmed for capture mode, the respective auxiliary timer (T2 or T4) stops independent of its run flag T2R or T4R.





Figure 9-10 GPT1 Auxiliary Timer in Capture Mode

Upon a trigger (selected transition) at the corresponding input pin TxIN the contents of the core timer are loaded into the auxiliary timer register and the associated interrupt request flag TxIR will be set.

**Note:** The direction control bits DP3.7 (for T2IN) and DP3.5 (for T4IN) must be set to '0', and the level of the capture trigger signal should be held high or low for at least 8 f<sub>CPU</sub> cycles before it changes to ensure correct edge detection.

# **Interrupt Control for GPT1 Timers**

When a timer overflows from  $FFF_H$  to  $0000_H$  (when counting up), or when it underflows from  $0000_H$  to  $FFF_H$  (when counting down), its interrupt request flag (T2IR, T3IR or T4IR) in register TxIC will be set. This will cause an interrupt to the respective timer interrupt vector (T2INT, T3INT or T4INT) or trigger a PEC service, if the respective interrupt enable bit (T2IE, T3IE or T4IE in register TxIC) is set. There is an interrupt control register for each of the three timers.



**Note:** Please refer to the general Interrupt Control Register description for an explanation of the control fields.

## 9.2 Timer Block GPT2

From a programmer's point of view, the GPT2 block is represented by a set of SFRs as summarized below. Those portions of port and direction registers which are used for alternate functions by the GPT2 block are shaded.




Figure 9-11
SFRs and Port Pins Associated with Timer Block GPT2

Timer block GPT2 supports high precision event control with a maximum resolution of 200 ns (@ 20 MHz CPU clock). It includes the two timers T5 and T6, and the 16-bit capture/reload register CAPREL. Timer T6 is referred to as the core timer, and T5 is referred to as the auxiliary timer of GPT2.

Each timer has an alternate input function pin associated with it which serves as the gate control in gated timer mode, or as the count input in counter mode. The count direction (Up / Down) may be programmed via software or may be dynamically altered by a signal at an external control input pin. An overflow/underflow of T6 is indicated by the output toggle bit T6OTL whose state may be output on an alternate function port pin. In addition, T6 may be reloaded with the contents of CAPREL.

The toggle bit also supports the concatenation of T6 with auxiliary timer T5, while concatenation of T6 with the timers of the CAPCOM units is provided through a direct connection. Triggered by an external signal, the contents of T5 can be captured into register CAPREL, and T5 may optionally be cleared. Both timer T6 and T5 can count up or down, and the current timer value can be read or modified by the CPU in the non-bitaddressable SFRs T5 and T6.




Figure 9-12 GPT2 Block Diagram

# **GPT2 Core Timer T6**

The operation of the core timer T6 is controlled by its bitaddressable control register T6CON.

T6CO	N (FF	48 <sub>H</sub> / /	44 <sub>H</sub> )				SI	FR		Reset Value: 0000 <sub>H</sub>					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
T6SR	-	•	•	•	T6 OTL	T6OE	T6 UDE	T6UD	T6R		<b>T6M</b>			T6I	
rw				rw	rw	rw	rw	rw		rw			rw	_	

Bit	Function							
T6I	Timer 6 Input Selection Depends on the Operating Mode, see respective sections.							
T6M	Timer 6 Mode Control (Basic Operating Mode)  0 0 0: Timer Mode  0 0 1: Counter Mode  0 1 0: Gated Timer with Gate active low  0 1 1: Gated Timer with Gate active high  1 X X: Reserved. Do not use this combination.							
T6R	Timer 6 Run Bit T6R = '0': Timer / Counter 6 stops T6R = '1': Timer / Counter 6 runs							
T6UD	Timer 6 Up / Down Control *)							
T6UDE	Timer 6 External Up/Down Enable *)							
T6OE	Alternate Output Function Enable  T6OE = '0': Alternate Output Function Disabled  T6OE = '1': Alternate Output Function Enabled							
T6OTL	Timer 6 Output Toggle Latch Toggles on each overflow / underflow of T6. Can be set or reset by software.							
T6SR	Timer 6 Reload Mode Enable  T6SR = '0': Reload from register CAPREL Disabled  T6SR = '1': Reload from register CAPREL Enabled							

<sup>\*)</sup> For the effects of bits T6UD and T6UDE refer to the direction table below.

# **Timer 6 Run Bit**

The timer can be started or stopped by software through bit T6R (Timer T6 Run Bit). If T6R='0', the timer stops. Setting T6R to '1' will start the timer.

In gated timer mode, the timer will only run if T6R='1' and the gate is active (high or low, as programmed).

## **Count Direction Control**

The count direction of the core timer can be controlled either by software or by the external input pin T6EUD (Timer T6 External Up/Down Control Input), which is the alternate input function of port pin P5.10. These options are selected by bits T6UD and T6UDE in control register T6CON. When the up/down control is done by software (bit T6UDE='0'), the count direction can be altered by setting or clearing bit T6UD. When T6UDE='1', pin T6EUD is selected to be the controlling source of the count direction. However, bit T6UD can still be used to reverse the actual count direction, as shown in the table below. If T6UD='0' and pin T6EUD shows a low level, the timer is counting up. With a high level at T6EUD the timer is counting down. If T6UD='1', a high level at pin T6EUD specifies counting up, and a low level specifies counting down. The count direction can be changed regardless of whether the timer is running or not.

## **GPT2 Core Timer T6 Count Direction Control**

Pin TxEUD	Bit TxUDE	Bit TxUD	Count Direction
Х	0	0	Count Up
X	0	1	Count Down
0	1	0	Count Up
1	1	0	Count Down
0	1	1	Count Down
1	1	1	Count Up

**Note:** The direction control works the same for core timer T6 and for auxiliary timer T5. Therefore the pins and bits are named Tx...

## **Timer 6 Output Toggle Latch**

An overflow or underflow of timer T6 will clock the toggle bit T6OTL in control register T6CON. T6OTL can also be set or reset by software. Bit T6OE (Alternate Output Function Enable) in register T6CON enables the state of T6OTL to be an alternate function of the external output pin T6OUT/P3.1. For that purpose, a '1' must be written into port data latch P3.1 and pin T6OUT/P3.1 must be configured as output by setting direction control bit DP3.1 to '1'. If T6OE='1', pin T6OUT then outputs the state of T6OTL. If T6OE='0', pin T6OUT can be used as general purpose IO pin.

In addition, T6OTL can be used in conjunction with the timer over/underflows as an input for the counter function of the auxiliary timer T5. For this purpose, the state of T6OTL does not have to be available at pin T6OUT, because an internal connection is provided for this option.

An overflow or underflow of timer T6 can also be used to clock the timers in the CAPCOM units. For this purpose, there is a direct internal connection between timer T6 and the CAPCOM timers.

## **Timer 6 in Timer Mode**

Timer mode for the core timer T6 is selected by setting bit field T6M in register T6CON to '000<sub>B</sub>'. In this mode, T6 is clocked with the internal system clock divided by a programmable prescaler, which is selected by bit field T6I. The input frequency  $f_{T6}$  for timer T6 and its resolution  $r_{T6}$  are scaled linearly with lower clock frequencies  $f_{CPU}$ , as can be seen from the following formula:

$$f_{T6} = \frac{f_{CPU}}{4 * 2^{}}$$
  $r_{T6} [\mu s] = \frac{4 * 2^{}}{f_{CPU} [MHz]}$ 




Figure 9-13 Block Diagram of Core Timer T6 in Timer Mode

The timer input frequencies, resolution and periods which result from the selected prescaler option when using a 20 MHz CPU clock are listed in the table below. This table also applies to the Gated Timer Mode of T6 and to the auxiliary timer T5 in timer and gated timer mode. Note that some numbers may be rounded to 3 significant digits.

# **GPT2 Timer Input Frequencies, Resolution and Periods**

f <sub>CPU</sub> = 20MHz	Timer Input Selection T5I / T6I											
	000 <sub>B</sub>	001 <sub>B</sub>	010 <sub>B</sub>	011 <sub>B</sub>	100 <sub>B</sub>	101 <sub>B</sub>	110 <sub>B</sub>	111 <sub>B</sub>				
Prescaler factor	4	8	16	32	64	128	256	512				
Input Frequency	5 MHz	2.5 MHz	1.25 MHz	625 kHz	312.5 kHz	156.25 kHz	78.125 kHz	39.06 kHz				
Resolution	200ns	400 ns	800 ns	1.6 μs	3.2 μs	6.4 μs	12.8 μs	25.6 μs				
Period	13 ms	26 ms	52.5 ms	105 ms	210 ms	420 ms	840 ms	1.68 s				

## **Timer 6 in Gated Timer Mode**

Gated timer mode for the core timer T6 is selected by setting bit field T6M in register T6CON to '010<sub>B</sub>' or '011<sub>B</sub>'. Bit T6M.0 (T6CON.3) selects the active level of the gate input. In gated timer mode the same options for the input frequency as for the timer mode are available. However, the input clock to the timer in this mode is gated by the external input pin T6IN (Timer T6 External Input), which is an alternate function of P5.12.




Figure 9-14
Block Diagram of Core Timer T6 in Gated Timer Mode

If T6M.0='0', the timer is enabled when T6IN shows a low level. A high level at this pin stops the timer. If T6M.0='1', pin T6IN must have a high level in order to enable the timer. In addition, the timer can be turned on or off by software using bit T6R. The timer will only run, if T6R='1' and the gate is active. It will stop, if either T6R='0' or the gate is inactive.

Note: A transition of the gate signal at pin T6IN does not cause an interrupt request.

## **Timer 6 in Counter Mode**

Counter mode for the core timer T6 is selected by setting bit field T6M in register T6CON to '001<sub>B</sub>'. In counter mode timer T6 is clocked by a transition at the external input pin T6IN, which is an alternate function of P5.12. The event causing an increment or decrement of the timer can be a positive, a negative, or both a positive and a negative transition at this pin. Bit field T6I in control register T6CON selects the triggering transition (see table below).




Figure 9-15
Block Diagram of Core Timer T6 in Counter Mode

# **GPT2 Core Timer T6 (Counter Mode) Input Edge Selection**

T6I	Triggering Edge for Counter Increment / Decrement						
0 0 0	None. Counter T6 is disabled						
0 0 1	Positive transition (rising edge) on T6IN						
0 1 0	Negative transition (falling edge) on T6IN						
0 1 1	Any transition (rising or falling edge) on T6IN						
1 X X	Reserved. Do not use this combination						

The maximum input frequency which is allowed in counter mode is  $f_{CPU}/8$  (2.5 MHz @  $f_{CPU}=20$  MHz). To ensure that a transition of the count input signal which is applied to T6IN is correctly recognized, its level should be held high or low for at least 4  $f_{CPU}$  cycles before it changes.

Reset Value: 0000<sub>H</sub>

# **GPT2 Auxiliary Timer T5**

**T5CON (FF46<sub>H</sub> / A3<sub>H</sub>)** 

The auxiliary timer T5 can be configured for timer, gated timer, or counter mode with the same options for the timer frequencies and the count signal as the core timer T6. In addition to these 3 counting modes, the auxiliary timer can be concatenated with the core timer.

**Note:** The auxiliary timer has no output toggle latch and no alternate output function.

The individual configuration for timer T5 is determined by its bitaddressable control register T5CON. Note that functions which are present in both timers of block GPT2 are controlled in the same bit positions and in the same manner in each of the specific control registers.

**SFR** 

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
T5SC	T5 CLR	(	CI	-	-	-	T5 UDE	T5UD	T5R	-	T5M		Т51		
rw	rw	I	W	-	-	-	rw	rw	rw	-	rw rw			rw	
Bit		F	Function												
T5I			Timer 5 Input Selection Depends on the Operating Mode, see respective sections.												
T5M		(	Timer 5 Mode Control (Basic Operating Mode)  0 0: Timer Mode  0 1: Counter Mode  1 0: Gated Timer with Gate active low  1 1: Gated Timer with Gate active high												
T5R	Timer 5 Run Bit  T5R = '0': Timer / Counter 5 stops  T5R = '1': Timer / Counter 5 runs														
T5UD	)	Timer 5 Up / Down Control *)													
T5UD	E		Timer 5 External Up/Down Enable *)												
CI  Register CAPREL Input Selection  0 0: Capture disabled  0 1: Positive transition (rising edge) on CAPIN  1 0: Negative transition (falling edge) on CAPIN  1 1: Any transition (rising or falling edge) on CAPIN															
T5CL	R	7	Timer 5 Clear Bit T5CLR = '0': Timer 5 not cleared on a capture T5CLR = '1': Timer 5 is cleared on a capture												
T5SC		Timer 5 Capture Mode Enable  T5SC = '0': Capture into register CAPREL Disabled  T5SC = '1': Capture into register CAPREL Enabled													

<sup>\*)</sup> For the effects of bits TxUD and TxUDE refer to the direction table (see T6 section).

# **Count Direction Control for Auxiliary Timer**

The count direction of the auxiliary timer can be controlled in the same way as for the core timer T6. The description and the table apply accordingly.

## **Timer T5 in Timer Mode or Gated Timer Mode**

When the auxiliary timer T5 is programmed to timer mode or gated timer mode, its operation is the same as described for the core timer T6. The descriptions, figures and tables apply accordingly with one exception:

• There is no output toggle latch and no alternate output pin for T5.

## **Timer T5 in Counter Mode**

Counter mode for the auxiliary timer T5 is selected by setting bit field T5M in register T5CON to '001<sub>B</sub>'. In counter mode timer T5 can be clocked either by a transition at the external input pin T5IN, or by a transition of timer T6's output toggle latch T6OTL.




Figure 9-16
Block Diagram of Auxiliary Timer T5 in Counter Mode

The event causing an increment or decrement of the timer can be a positive, a negative, or both a positive and a negative transition at either the input pin, or at the toggle latch T6OTL. Bit field T5I in control register T5CON selects the triggering transition (see table below).

# **GPT2 Auxiliary Timer (Counter Mode) Input Edge Selection**

T5I	Triggering Edge for Counter Increment / Decrement						
X 0 0	None. Counter T5 is disabled						
0 0 1	Positive transition (rising edge) on T5IN						
010	Negative transition (falling edge) on T5IN						
0 1 1	Any transition (rising or falling edge) on T5IN						
1 0 1	Positive transition (rising edge) of output toggle latch T6OTL						
1 1 0	Negative transition (falling edge) of output toggle latch T6OTL						
111	Any transition (rising or falling edge) of output toggle latch T6OTL						

**Note:** Only state transitions of T6OTL which are caused by the overflows/underflows of T6 will trigger the counter function of T5. Modifications of T6OTL via software will NOT trigger the counter function of T5.

The maximum input frequency which is allowed in counter mode is  $f_{\text{CPU}}/4$  (2.5 MHz @  $f_{\text{CPU}}=20$  MHz). To ensure that a transition of the count input signal which is applied to T5IN is correctly recognized, its level should be held high or low for at least 4  $f_{\text{CPU}}$  cycles before it changes.

## **Timer Concatenation**

Using the toggle bit T6OTL as a clock source for the auxiliary timer in counter mode concatenates the core timer T6 with the auxiliary timer. Depending on which transition of T6OTL is selected to clock the auxiliary timer, this concatenation forms a 32-bit or a 33-bit timer / counter.

- 32-bit Timer/Counter: If both a positive and a negative transition of T6OTL is used to clock the auxiliary timer, this timer is clocked on every overflow/underflow of the core timer T6. Thus, the two timers form a 32-bit timer.
- 33-bit Timer/Counter: If either a positive or a negative transition of T6OTL is selected to clock the auxiliary timer, this timer is clocked on every second overflow/underflow of the core timer T6. This configuration forms a 33-bit timer (16-bit core timer+T6OTL+16-bit auxiliary timer).

The count directions of the two concatenated timers are not required to be the same. This offers a wide variety of different configurations.

T6 can operate in timer, gated timer or counter mode in this case.




Figure 9-17
Concatenation of Core Timer T6 and Auxiliary Timer T5

# **GPT2 Capture/Reload Register CAPREL in Capture Mode**

This 16-bit register can be used as a capture register for the auxiliary timer T5. This mode is selected by setting bit T5SC='1' in control register T5CON. The source for a capture trigger is the external input pin CAPIN, which is an alternate input function of port pin P3.2. Either a positive, a negative, or both a positive and a negative transition at this pin can be selected to trigger the capture function. The active edge is controlled by bit field CI in register T5CON. The same coding is used as in the two least significant bits of bit field T5I (see table in counter mode section).

The maximum input frequency for the capture trigger signal at CAPIN is  $f_{\text{CPU}}/4$  (2.5 MHz @  $f_{\text{CPU}}$ =20 MHz). To ensure that a transition of the capture trigger signal is correctly recognized, its level should be held for at least 4  $f_{\text{CPU}}$  cycles before it changes.

When a selected transition at the external input pin CAPIN is detected, the contents of the auxiliary timer T5 are latched into register CAPREL, and interrupt request flag CRIR is set. With the same event, timer T5 can be cleared to  $0000_H$ . This option is controlled by bit T5CLR in register T5CON. If T5CLR='0', the contents of timer T5 are not affected by a capture. If T5CLR='1', timer T5 is cleared after the current timer value has been latched into register CAPREL.

**Note:** Bit T5SC only controls whether a capture is performed or not. If T5SC='0', the input pin CAPIN can still be used to clear timer T5 or as an external interrupt input. This interrupt is controlled by the CAPREL interrupt control register CRIC.




Figure 9-18
GPT2 Register CAPREL in Capture Mode

# **GPT2 Capture/Reload Register CAPREL in Reload Mode**

This 16-bit register can be used as a reload register for the core timer T6. This mode is selected by setting bit T6SR='1' in register T6CON. The event causing a reload in this mode is an overflow or underflow of the core timer T6.

When timer T6 overflows from  $FFF_H$  to  $0000_H$  (when counting up) or when it underflows from  $0000_H$  to  $FFF_H$  (when counting down), the value stored in register CAPREL is loaded into timer T6. This will not set the interrupt request flag CRIR associated with the CAPREL register. However, interrupt request flag T6IR will be set indicating the overflow/underflow of T6.




Figure 9-19
GPT2 Register CAPREL in Reload Mode

#### **GPT2 Capture/Reload Register CAPREL in Capture-And-Reload Mode**

Since the reload function and the capture function of register CAPREL can be enabled individually by bits T5SC and T6SR, the two functions can be enabled simultaneously by setting both bits. This feature can be used to generate an output frequency that is a multiple of the input frequency.




Figure 9-20
GPT2 Register CAPREL in Capture-And-Reload Mode

This combined mode can be used to detect consecutive external events which may occur aperiodically, but where a finer resolution, that means, more 'ticks' within the time between two external events is required.


For this purpose, the time between the external events is measured using timer T5 and the CAPREL register. Timer T5 runs in timer mode counting up with a frequency of eg.  $f_{CPU}/32$ . The external events are applied to pin CAPIN. When an external event occurs, the timer T5 contents are latched into register CAPREL, and timer T5 is cleared (T5CLR='1'). Thus, register CAPREL always contains the correct time between two events, measured in timer T5 increments. Timer T6, which runs in timer mode counting down with a frequency of eg.  $f_{CPU}/4$ , uses the value in register CAPREL

to perform a reload on underflow. This means, the value in register CAPREL represents the time between two underflows of timer T6, now measured in timer T6 increments. Since timer T6 runs 8 times faster than timer T5, it will underflow 8 times within the time between two external events. Thus, the underflow signal of timer T6 generates 8 'ticks'. Upon each underflow, the interrupt request flag T6IR will be set and bit T6OTL will be toggled. The state of T6OTL may be output on pin T6OUT. This signal has 8 times more transitions than the signal which is applied to pin CAPIN.

The underflow signal of timer T6 can furthermore be used to clock one or more of the timers of the CAPCOM units, which gives the user the possibility to set compare events based on a finer resolution than that of the external events.

### **Interrupt Control for GPT2 Timers and CAPREL**

When a timer overflows from  $FFF_H$  to  $0000_H$  (when counting up), or when it underflows from  $0000_H$  to  $FFF_H$  (when counting down), its interrupt request flag (T5IR or T6IR) in register TxIC will be set. Whenever a transition according to the selection in bit field CI is detected at pin CAPIN, interrupt request flag CRIR in register CRIC is set. Setting any request flag will cause an interrupt to the respective timer or CAPREL interrupt vector (T5INT, T6INT or CRINT) or trigger a PEC service, if the respective interrupt enable bit (T5IE or T6IE in register TxIC, CRIE in register CRIC) is set. There is an interrupt control register for each of the two timers and for the CAPREL register.



**Note:** Please refer to the general Interrupt Control Register description for an explanation of the control fields.

## 10 The Asynchronous/Synchr. Serial Interface

The Asynchronous/Synchronous Serial Interface ASC0 provides serial communication between the C165/C163 and other microcontrollers, microprocessors or external peripherals.

The ASC0 supports full-duplex asynchronous communication up to 625 KBaud and half-duplex synchronous communication up to 2.5 MBaud (@ 20 MHz CPU clock). In synchronous mode, data are transmitted or received synchronous to a shift clock which is generated by the C165/C163. In asynchronous mode, 8- or 9-bit data transfer, parity generation, and the number of stop bits can be selected. Parity, framing, and overrun error detection is provided to increase the reliability of data transfers. Transmission and reception of data is double-buffered. For multiprocessor communication, a mechanism to distinguish address from data bytes is included. Testing is supported by a loop-back option. A 13-bit baud rate generator provides the ASC0 with a separate serial clock signal.




Figure 10-1
SFRs and Port Pins associated with ASC0

The operating mode of the serial channel ASC0 is controlled by its bitaddressable control register S0CON. This register contains control bits for mode and error check selection, and status flags for error identification.

S0C0	N (FF	B0 <sub>H</sub> /	D8 <sub>H</sub> )				SF	FR				Res	set Va	lue: 0	000 <sub>H</sub>
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
S0R	S0LB	S0 BRS	S0 ODD	•	S00E	S0FE	S0PE	S0 OEN	S0 FEN	S0 PEN	S0 REN	S0 STP		SOM	1
rw	rw	rw	rw	-	rw	rw	rw	rw	rw	rw	rw	rw		rw	

Bit	Function		
SOM	ASC0 Mc	ode Control	
	000:	8-bit data	synchronous operation
	0 0 1 :	8-bit data	async. operation
	010:	Reserved. Do not use this combina	ition!
	011:	7-bit data + parity	async. operation
	100:	9-bit data	async. operation
	101:	8-bit data + wake up bit	async. operation
	110:	Reserved. Do not use this combina	ition!
	111:	8-bit data + parity	async. operation
S0STP	Number	of Stop Bits Selection	async. operation
	0:	One stop bit	
	1:	Two stop bits	
S0REN	Receiver	Enable Bit	
	0:	Receiver disabled	
	1:	Receiver enabled	
		(Reset by hardware after reception	of byte in synchronous mode)
S0PEN	Parity Ch	neck Enable Bit	async. operation
	0:	Ignore parity	
	1:	Check parity	
S0FEN	Framing	Check Enable Bit	async. operation
	0:	Ignore framing errors	
	1:	Check framing errors	
S00EN	Overrun	Check Enable Bit	
	0:	Ignore overrun errors	
	1:	Check overrun errors	
S0PE	Parity Er	ror Flag	
		ordware on a parity error (S0PEN='1'). M	flust be reset by software.
S0FE	Framing	Error Flag	
		ardware on a framing error (S0FEN='1').	Must be reset by software.
S00E	Overrun	Error Flag	
		ardware on an overrun error (S00EN='1	'). Must be reset by software.
SOODD	Parity Se	election Bit	
	0:	Even parity (parity bit set on odd nu	umber of '1's in data)
	1:	Odd parity (parity bit set on even no	•

Bit	Function
S0BRS	Baudrate Selection Bit  0: Divide clock by reload-value + constant (depending on mode)  1: Additionally reduce serial clock to 2/3rd
S0LB	LoopBack Mode Enable Bit 0: Standard transmit/receive mode 1: Loopback mode enabled
S0R	Baudrate Generator Run Bit  0: Baudrate generator disabled (ASC0 inactive)  1: Baudrate generator enabled

A transmission is started by writing to the Transmit Buffer register S0TBUF (via an instruction or a PEC data transfer). Only the number of data bits which is determined by the selected operating mode will actually be transmitted, ie. bits written to positions 9 through 15 of register S0TBUF are always insignificant. After a transmission has been completed, the transmit buffer register is cleared to 0000<sub>H</sub>.

Data transmission is double-buffered, so a new character may be written to the transmit buffer register, before the transmission of the previous character is complete. This allows the transmission of characters back-to-back without gaps.

Data reception is enabled by the Receiver Enable Bit S0REN. After reception of a character has been completed, the received data and, if provided by the selected operating mode, the received parity bit can be read from the (read-only) Receive Buffer register S0RBUF. Bits in the upper half of S0RBUF which are not valid in the selected operating mode will be read as zeros.

Data reception is double-buffered, so that reception of a second character may already begin before the previously received character has been read out of the receive buffer register. In all modes, receive buffer overrun error detection can be selected through bit SOOEN. When enabled, the overrun error status flag SOOE and the error interrupt request flag SOEIR will be set when the receive buffer register has not been read by the time reception of a second character is complete. The previously received character in the receive buffer is overwritten.

**The Loop-Back option** (selected by bit S0LB) allows the data currently being transmitted to be received simultaneously in the receive buffer. This may be used to test serial communication routines at an early stage without having to provide an external network. In loop-back mode the alternate input/output functions of the Port 3 pins are not necessary.

**Note:** Serial data transmission or reception is only possible when the Baud Rate Generator Run Bit SOR is set to '1'. Otherwise the serial interface is idle.

Do not program the mode control field S0M in register S0CON to one of the reserved combinations to avoid unpredictable behaviour of the serial interface.

## 10.1 Asynchronous Operation

Asynchronous mode supports full-duplex communication, where both transmitter and receiver use the same data frame format and the same baud rate. Data is transmitted on pin TXD0/P3.10 and received on pin RXD0/P3.11. These signals are alternate functions of Port 3 pins.




Figure 10-2
Asynchronous Mode of Serial Channel ASC0

### **Asynchronous Data Frames**

**8-bit data frames** either consist of 8 data bits D7...D0 (S0M='001<sub>B</sub>'), or of 7 data bits D6...D0 plus an automatically generated parity bit (S0M='011<sub>B</sub>'). Parity may be odd or even, depending on bit S0ODD in register S0CON. An even parity bit will be set, if the modulo-2-sum of the 7 data bits is '1'. An odd parity bit will be cleared in this case. Parity checking is enabled via bit S0PEN (always OFF in 8-bit data mode). The parity error flag S0PE will be set along with the error interrupt request flag, if a wrong parity bit is received. The parity bit itself will be stored in bit S0RBUF.7.




Figure 10-3
Asynchronous 8-bit Data Frames

**9-bit data frames** either consist of 9 data bits D8...D0 (S0M='100<sub>B</sub>'), of 8 data bits D7...D0 plus an automatically generated parity bit (S0M='111<sub>B</sub>') or of 8 data bits D7...D0 plus wake-up bit (S0M='101<sub>B</sub>'). Parity may be odd or even, depending on bit S0ODD in register S0CON. An even parity bit will be set, if the modulo-2-sum of the 8 data bits is '1'. An odd parity bit will be cleared in this case. Parity checking is enabled via bit S0PEN (always OFF in 9-bit data and wake-up mode). The parity error flag S0PE will be set along with the error interrupt request flag, if a wrong parity bit is received. The parity bit itself will be stored in bit S0RBUF.8.

In wake-up mode received frames are only transferred to the receive buffer register, if the 9th bit (the wake-up bit) is '1'. If this bit is '0', no receive interrupt request will be activated and no data will be transferred.

This feature may be used to control communication in multi-processor system:

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte which identifies the target slave. An address byte differs from a data byte in that the additional 9th bit is a '1' for an address byte and a '0' for a data byte, so no slave will be interrupted by a data 'byte'. An address 'byte' will interrupt all slaves (operating in 8-bit data + wake-up bit mode), so each slave can examine the 8 LSBs of the received character (the address). The addressed slave will switch to 9-bit data mode (eg. by clearing bit S0M.0), which enables it to also receive the data bytes that will be coming (having the wake-up bit cleared). The slaves that were not being addressed remain in 8-bit data + wake-up bit mode, ignoring the following data bytes.




Figure 10-4 Asynchronous 9-bit Data Frames

**Asynchronous transmission** begins at the next overflow of the divide-by-16 counter (see figure above), provided that S0R is set and data has been loaded into S0TBUF. The transmitted data frame consists of three basic elements:

- the start bit
- the data field (8 or 9 bits, LSB first, including a parity bit, if selected)
- the delimiter (1 or 2 stop bits)

Data transmission is double buffered. When the transmitter is idle, the transmit data loaded into S0TBUF is immediately moved to the transmit shift register thus freeing S0TBUF for the next data to be sent. This is indicated by the transmit buffer interrupt request flag S0TBIR being set. S0TBUF may now be loaded with the next data, while transmission of the previous one is still going on.

The transmit interrupt request flag S0TIR will be set before the last bit of a frame is transmitted, ie. before the first or the second stop bit is shifted out of the transmit shift register.

The transmitter output pin TXD0/P3.10 must be configured for alternate data output, ie. P3.10='1' and DP3.10='1'.

**Asynchronous reception** is initiated by a falling edge (1-to-0 transition) on pin RXD0, provided that bits S0R and S0REN are set. The receive data input pin RXD0 is sampled at 16 times the rate of the selected baud rate. A majority decision of the 7th, 8th and 9th sample determines the effective bit value. This avoids erroneous results that may be caused by noise.

If the detected value is not a '0' when the start bit is sampled, the receive circuit is reset and waits for the next 1-to-0 transition at pin RXD0. If the start bit proves valid, the receive circuit continues sampling and shifts the incoming data frame into the receive shift register.

When the last stop bit has been received, the content of the receive shift register is transferred to the receive data buffer register S0RBUF. Simultaneously, the receive interrupt request flag S0RIR is set after the 9th sample in the last stop bit time slot (as programmed), regardless whether valid stop bits have been received or not. The receive circuit then waits for the next start bit (1-to-0 transition) at the receive data input pin.

The receiver input pin RXD0/P3.11 must be configured for input, ie. DP3.11='0'.

Asynchronous reception is stopped by clearing bit SOREN. A currently received frame is completed including the generation of the receive interrupt request and an error interrupt request, if appropriate. Start bits that follow this frame will not be recognized.

**Note:** In wake-up mode received frames are only transferred to the receive buffer register, if the 9th bit (the wake-up bit) is '1'. If this bit is '0', no receive interrupt request will be activated and no data will be transferred.

### 10.2 Synchronous Operation

Synchronous mode supports half-duplex communication, basically for simple IO expansion via shift registers. Data is transmitted and received via pin RXD0/P3.11, while pin TXD0/P3.10 outputs the shift clock. These signals are alternate functions of Port 3 pins. Synchronous mode is selected with S0M='000B'.

8 data bits are transmitted or received synchronous to a shift clock generated by the internal baud rate generator. The shift clock is only active as long as data bits are transmitted or received.




Figure 10-5
Synchronous Mode of Serial Channel ASC0

**Synchronous transmission** begins within 4 state times after data has been loaded into S0TBUF, provided that S0R is set and S0REN='0' (half-duplex, no reception). Data transmission is double buffered. When the transmitter is idle, the transmit data loaded into S0TBUF is immediately moved to the transmit shift register thus freeing S0TBUF for the next data to be sent. This is indicated by the transmit buffer interrupt request flag S0TBIR being set. S0TBUF may now be loaded with the next data, while transmission of the previous one is still going on. The data bits are transmitted synchronous with the shift clock. After the bit time for the 8th data bit, both pins TXD0 and RXD0 will go high, the transmit interrupt request flag S0TIR is set, and serial data transmission stops.

Pin TXD0/P3.10 must be configured for alternate data output, ie. P3.10='1' and DP3.10='1', in order to provide the shift clock. Pin RXD0/P3.11 must also be configured for output (P3.11='1' and DP3.11='1') during transmission.

**Synchronous reception** is initiated by setting bit S0REN='1'. If bit S0R=1, the data applied at pin RXD0 are clocked into the receive shift register synchronous to the clock which is output at pin TXD0. After the 8th bit has been shifted in, the content of the receive shift register is transferred to the receive data buffer S0RBUF, the receive interrupt request flag S0RIR is set, the receiver enable bit S0REN is reset, and serial data reception stops.

Pin TXD0/P3.10 must be configured for alternate data output, ie. P3.10='1' and DP3.10='1', in order to provide the shift clock. Pin RXD0/P3.11 must be configured as alternate data input (DP3.11='0').

Synchronous reception is stopped by clearing bit S0REN. A currently received byte is completed including the generation of the receive interrupt request and an error interrupt request, if appropriate. Writing to the transmit buffer register while a reception is in progress has no effect on reception and will not start a transmission.

If a previously received byte has not been read out of the receive buffer register at the time the reception of the next byte is complete, both the error interrupt request flag S0EIR and the overrun error status flag S0OE will be set, provided the overrun check has been enabled by bit S0OEN.

### 10.3 Hardware Error Detection Capabilities

To improve the safety of serial data exchange, the serial channel ASC0 provides an error interrupt request flag, which indicates the presence of an error, and three (selectable) error status flags in register S0CON, which indicate which error has been detected during reception. Upon completion of a reception, the error interrupt request flag S0EIR will be set simultaneously with the receive interrupt request flag S0RIR, if one or more of the following conditions are met:

- If the framing error detection enable bit S0FEN is set and any of the expected stop bits is not high, the framing error flag S0FE is set, indicating that the error interrupt request is due to a framing error (Asynchronous mode only).
- If the parity error detection enable bit SOPEN is set in the modes where a parity bit is received, and the parity check on the received data bits proves false, the parity error flag SOPE is set, indicating that the error interrupt request is due to a parity error (Asynchronous mode only).
- If the overrun error detection enable bit SOOEN is set and the last character received was not read out of the receive buffer by software or PEC transfer at the time the reception of a new frame is complete, the overrun error flag SOOE is set indicating that the error interrupt request is due to an overrun error (Asynchronous and synchronous mode).

#### 10.4 ASC0 Baud Rate Generation

The serial channel ASC0 has its own dedicated 13-bit baud rate generator with 13-bit reload capability, allowing baud rate generation independent of the GPT timers.

The baud rate generator is clocked with the CPU clock divided by 2 (10 MHz @ 20 MHz CPU clock). The timer is counting downwards and can be started or stopped through the Baud Rate Generator Run Bit S0R in register S0CON. Each underflow of the timer provides one clock pulse to the serial channel. The timer is reloaded with the value stored in its 13-bit reload register each time it underflows. The resulting clock is again divided according to the operating mode and controlled by the Baudrate Selection Bit S0BRS. If S0BRS='1', the clock signal is additionally divided to 2/3rd of its frequency (see formulas and table). So the baud rate of ASC0 is determined by the CPU clock, the reload value, the value of S0BRS and the operating mode (asynchronous or synchronous).

Register S0BG is the dual-function Baud Rate Generator/Reload register. Reading S0BG returns the content of the timer (bits 15...13 return zero), while writing to S0BG always updates the reload register (bits 15...13 are insignificant).

An auto-reload of the timer with the content of the reload register is performed each time S0BG is written to. However, if S0R='0' at the time the write operation to S0BG is performed, the timer will not be reloaded until the first instruction cycle after S0R='1'.

## **Asynchronous Mode Baud Rates**

For asynchronous operation, the baud rate generator provides a clock with 16 times the rate of the established baud rate. Every received bit is sampled at the 7th, 8th and 9th cycle of this clock. The baud rate for asynchronous operation of serial channel ASC0 and the required reload value for a given baudrate can be determined by the following formulas:

$$B_{Async} = \frac{f_{CPU}}{16 * (2 + \langle S0BRS \rangle) * (\langle S0BRL \rangle + 1)} \qquad S0BRL = (\frac{f_{CPU}}{16 * (2 + \langle S0BRS \rangle) * B_{Async}}) - 1$$

<S0BRL> represents the content of the reload register, taken as unsigned 13-bit integer, <S0BRS> represents the value of bit S0BRS (ie. '0' or '1'), taken as integer.

The maximum baud rate that can be achieved for the asynchronous modes when using a CPU clock of 20 MHz is 625 KBaud. The table below lists various commonly used baud rates together with the required reload values and the deviation errors compared to the intended baudrate.

Baud Rate		S0BRS = '0', f <sub>CPU</sub>	= 20 MHz	S0BRS = '1', f <sub>CPU</sub> = 20 MHz				
		<b>Deviation Error</b>	Reload Value	Deviation Error	Reload Value			
625	KBaud	±0.0 %	0000 <sub>H</sub>					
19.2	KBaud	+1.7 % / -1.4 %	001F <sub>H</sub> / 0020 <sub>H</sub>	+3.3 % / -1.4 %	0014 <sub>H</sub> / 0015 <sub>H</sub>			
9600	Baud	+0.2 % / -1.4 %	0040 <sub>H</sub> / 0041 <sub>H</sub>	+1.0 % / -1.4 %	002A <sub>H</sub> / 002B <sub>H</sub>			
4800	Baud	+0.2 % / -0.6 %	0081 <sub>H</sub> / 0082 <sub>H</sub>	+1.0 % / -0.2 %	0055 <sub>H</sub> / 0056 <sub>H</sub>			
2400	Baud	+0.2 % / -0.2 %	0103 <sub>H</sub> / 0104 <sub>H</sub>	+0.4 % / -0.2 %	00AC <sub>H</sub> / 00AD <sub>H</sub>			
1200	Baud	+0.2 % / -0.4 %	0207 <sub>H</sub> / 0208 <sub>H</sub>	+0.1 % / -0.2 %	015A <sub>H</sub> / 015B <sub>H</sub>			
600	Baud	+0.1 % / -0.0 %	0410 <sub>H</sub> / 0411 <sub>H</sub>	+0.1 % / -0.1 %	02B5 <sub>H</sub> / 02B6 <sub>H</sub>			
75	Baud	+1.7 %	1FFF <sub>H</sub>	+0.0 % / -0.0 %	15B2 <sub>H</sub> / 15B3 <sub>H</sub>			

Note: The deviation errors given in the table above are rounded.

Using a baudrate crystal (resulting in a CPU clock of eg. 18.432 MHz) provides correct baudrates without deviation errors.

### **Synchronous Mode Baud Rates**

For synchronous operation, the baud rate generator provides a clock with 4 times the rate of the established baud rate. The baud rate for synchronous operation of serial channel ASC0 can be determined by the following formula:

$$B_{Sync} = \frac{f_{CPU}}{4*(2 + \langle SOBRS \rangle)*(\langle SOBRL \rangle + 1)}$$
 SOBRL =  $(\frac{f_{CPU}}{4*(2 + \langle SOBRS \rangle)*B_{Sync}}) - 1$ 

<SOBRL> represents the content of the reload register, taken as unsigned 13-bit integers,

<S0BRS> represents the value of bit S0BRS (ie. '0' or '1'), taken as integer.


The maximum baud rate that can be achieved in synchronous mode when using a CPU clock of 20 MHz is 2.5 MBaud.

### 10.5 ASC0 Interrupt Control

Four bit addressable interrupt control registers are provided for serial channel ASC0. Register S0TIC controls the transmit interrupt, S0TBIC controls the transmit buffer interrupt, S0RIC controls the receive interrupt and S0EIC controls the error interrupt of serial channel ASC0. Each interrupt source also has its own dedicated interrupt vector. S0TINT is the transmit interrupt vector, S0TBINT is the transmit interrupt vector, S0RINT is the receive interrupt vector, and S0EINT is the error interrupt vector.

The cause of an error interrupt request (framing, parity, overrun error) can be identified by the error status flags in control register SOCON.

**Note:** In contrary to the error interrupt request flag S0EIR, the error status flags S0FE/S0PE/S0OE are not reset automatically upon entry into the error interrupt service routine, but must be cleared by software.



**Note:** Please refer to the general Interrupt Control Register description for an explanation of the control fields.

#### **Using the ASC0 Interrupts**

For normal operation (ie. besides the error interrupt) the ASC0 provides three interrupt requests to control data exchange via this serial channel:

- SOTBIR is activated when data is moved from SOTBUF to the transmit shift register.
- S0TIR is activated before the last bit of an asynchronous frame is transmitted, or

after the last bit of a synchronous frame has been transmitted.

• SORIR is activated when the received frame is moved to SORBUF.

While the task of the receive interrupt handler is quite clear, the transmitter is serviced by two interrupt handlers. This provides advantages for the servicing software.

**For single transfers** is is sufficient to use the transmitter interrupt (S0TIR), which indicates that the previously loaded data has been transmitted, except for the last bit of an asynchronous frame.

**For multiple back-to-back transfers** it is necessary to load the following piece of data at last until the time the last bit of the previous frame has been transmitted. In asynchronous mode this leaves just one bit-time for the handler to respond to the transmitter interrupt request, in synchronous mode it is impossible at all.

Using the transmit buffer interrupt (S0TBIR) to reload transmit data gives the time to transmit a complete frame for the service routine, as S0TBUF may be reloaded while the previous data is still being transmitted.




Figure 10-6 ASC0 Interrupt Generation

As shown in the figure above, S0TBIR is an early trigger for the reload routine, while S0TIR indicates the completed transmission. Software using handshake therefore should rely on S0TIR at the end of a data block to make sure that all data has really been transmitted.

## 11 The High-Speed Synchronous Serial Interface

The High-Speed Synchronous Serial Interface SSC is incorporated **only in the C165** (not in the C163). It provides flexible high-speed serial communication between the C165 and other microcontrollers, microprocessors or external peripherals.

The SSC supports full-duplex and half-duplex synchronous communication up to 5 MBaud (@ 20 MHz CPU clock). The serial clock signal can be generated by the SSC itself (master mode) or be received from an external master (slave mode). Data width, shift direction, clock polarity and phase are programmable. This allows communication with SPI-compatible devices. Transmission and reception of data is double-buffered. A 16-bit baud rate generator provides the SSC with a separate serial clock signal.

The high-speed synchronous serial interface can be configured in a very flexible way, so it can be used with other synchronous serial interfaces (eg. the ASC0 in synchronous mode), serve for master/slave or multimaster interconnections or operate compatible with the popular SPI interface. So it can be used to communicate with shift registers (IO expansion), peripherals (eg. EEPROMs etc.) or other controllers (networking). The SSC supports half-duplex and full-duplex communication. Data is transmitted or received on pins MTSR/P3.9 (Master Transmit / Slave Receive) and MRST/P3.8 (Master Receive / Slave Transmit). The clock signal is output or input on pin SCLK/P3.13. These pins are alternate functions of Port 3 pins.




Figure 11-1
SFRs and Port Pins associated with the SSC




Figure 11-2 Synchronous Serial Channel SSC Block Diagram

The operating mode of the serial channel SSC is controlled by its bit-addressable control register SSCCON. This register serves for two purposes:

- during programming (SSC disabled by SSCEN='0') it provides access to a set of control bits,
- during operation (SSC enabled by SSCEN='1') it provides access to a set of status flags. Register SSCCON is shown below in each of the two modes.

SSCC	ON (F	FB2	<sub>H</sub> / D9 <sub>H</sub>	)			SI	FR			Reset Value: 0000 <sub>H</sub>					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
SSC EN=0	SSC MS	-	SSC AREN	SSC BEN	SSC PEN	SSC REN	SSC TEN	-	SSC PO	SSC PH	SSC HB		SSC	BM		
rw	rw	-	rw	rw	rw	rw	rw	-	rw	rw	rw	rw				
Bit		I	Functio	on (Pr	ogran	nming	Mod	e, SSC	CEN =	<b>'0'</b> )						
SSCB	ВМ	(	SSC Da 0 : 115 :		Rese	ved. [	Do not		nis cor 216		ion.	/l>+1)				
SSCH	IB	!	SSC He		<b>g Con</b> Trans	trol B mit/Re		LSB I	First							
SSCP	PH	(	SSC CI 0 : 1 :	ock P	Shift t	ransm	nit data			•	ock ed edge,	•			ng edge dge	
SSCP	0	(	SSC Clock Polarity Control Bit  0: Idle clock line is low, leading clock edge is low-to-high transition  1: Idle clock line is high, leading clock edge is high-to-low transition													
SSCT	EN		SSC Transmit Error Enable Bit													
			0 : 1 :		•		smit er smit er									
SSCR	REN	;	SSC Re	eceive	Erro	r Enal	ole Bit	t								
			O: 1:		•		ive err ive err									
SSCP	PEN	(	<b>SSC PI</b> 0 : 1 :	nase E	Ignore	e phas	e Bit se erro se erro									
SSCB	BEN	(	<b>SSC Ba</b> 0 : 1 :	audra	Ignore	e bauc	<b>able B</b> Irate e Irate e	rrors								
SSCA	REN	(	<b>SSC A</b> 0 0 : 1 :	utoma	No ac	ldition	al acti	on upo			e erro n a ba		error			
SSCM	IS	(	SSC M 0 : 1 :	aster	Slave	Mode	•				receiv and ou					
SSCE	:N		SSC Er Transm				on dis	abled.	Acce	ss to c	control	bits.				

SSCCON (FFB2<sub>u</sub> / D9<sub>u</sub>)

Reset Value: 0000u

Neset value.										ооон					
15	14	13	3 12	11	10	9	8	7	6	5	4	3	2	1_	0
SSC EN=1	SSC MS	-	SSC BSY	SSC BE	SSC PE	SSC RE	SSC TE	-	-	-	-		SS	CBC	
rw	rw	-	rw	rw	rw	rw	rw	-	-	-	-			r	
Bit			Functi	on (O	peratii	ng Mo	de, S	SCEN	= '1')						
SSCBC SSC Bit Count Field Shift counter is updated with every shifted bit. Do not write to!!!															
SSCTE SSC Transmit Error Flag  1: Transfer starts with the slave's transmit buffer not being											ng upd	ated			
SSCRE SSC Receive Error Flag 1: Reception completed before the receive buffer was read															
SSCP	E		<b>SSC P</b> 1 :	hase I		_	ata ch	anges	arour	nd sam	npling	clock (	edge		
SSCB	E		<b>SSC B</b> 1 :	audra		than f	•	2 or 0.:	5 betw	veen S	Slave's	actua	ıl and	expec	ted
SSCB	SY	SSC Busy Flag Set while a transfer is in progress. Do not write to!!!													
SSCM	IS		<b>SSC M</b> 0: 1:	aster	Slave	Mode	•	rate or nerate							
SSCE	SCEN  SSC Enable Bit = '1'  Transmission and reception enabled. Access to status flags and M/S control.														

SFR

Note: • The target of an access to SSCCON (control bits or flags) is determined by the state of SSCEN prior to the access, ie. writing C057<sub>H</sub> to SSCCON in programming mode (SSCEN='0') will initialize the SSC (SSCEN was '0') and then turn it on (SSCEN='1').
• When writing to SSCCON, make sure that reserved locations receive zeros.

The shift register of the SSC is connected to both the transmit pin and the receive pin via the pin control logic (see block diagram). Transmission and reception of serial data is synchronized and takes place at the same time, ie. the same number of transmitted bits is also received. Transmit data is written into the Transmit Buffer SSCTB. It is moved to the shift register as soon as this is empty. An SSC-master (SSCMS='1') immediately begins transmitting, while an SSC-slave (SSCMS='0') will wait for an active shift clock. When the transfer starts, the busy flag SSCBSY is set and a transmit interrupt request (SSCTIR) will be generated to indicate that SSCTB may be reloaded again. When the programmed number of bits (2...16) has been transferred, the contents of the shift register are moved to the Receive Buffer SSCRB and a receive interrupt request (SSCRIR) will be generated. If no further transfer is to take place (SSCTB is empty), SSCBSY will be cleared at the same time. Software should not modify SSCBSY, as this flag is hardware controlled.

Note: Only one SSC (etc.) can be master at a given time.

The transfer of serial data bits can be programmed in many respects:

- the data width can be chosen from 2 bits to 16 bits
- transfer may start with the LSB or the MSB
- the shift clock may be idle low or idle high
- data bits may be shifted with the leading or trailing edge of the clock signal
- the baudrate may be set from 152 Bd up to 5 MBd (@ 20 MHz CPU clock)
- the shift clock can be generated (master) or received (slave)

This allows the adaptation of the SSC to a wide range of applications, where serial data transfer is required.

**The Data Width Selection** supports the transfer of frames of any length, from 2-bit "characters" up to 16-bit "characters". Starting with the LSB (SSCHB='0') allows communication eg. with ASCO devices in synchronous mode (C166 family) or 8051 like serial interfaces. Starting with the MSB (SSCHB='1') allows operation compatible with the SPI interface.

Regardless which data width is selected and whether the MSB or the LSB is transmitted first, the transfer data is always right aligned in registers SSCTB and SSCRB, with the LSB of the transfer data in bit 0 of these registers. The data bits are rearranged for transfer by the internal shift register logic. The unselected bits of SSCTB are ignored, the unselected bits of SSCRB will be not valid and should be ignored by the receiver service routine.

The Clock Control allows the adaptation of transmit and receive behaviour of the SSC to a variety of serial interfaces. A specific clock edge (rising or falling) is used to shift out transmit data, while the other clock edge is used to latch in receive data. Bit SSCPH selects the leading edge or the trailing edge for each function. Bit SSCPO selects the level of the clock line in the idle state. So for an idlehigh clock the leading edge is a falling one, a 1-to-0 transition. The figure below is a summary.




Figure 11-3
Serial Clock Phase and Polarity Options

### 11.1 Full-Duplex Operation

The different devices are connected through three lines. The definition of these lines is always determined by the master: The line connected to the master's data output pin MTSR is the transmit line, the receive line is connected to its data input line MRST, and the clock line is connected to pin SCLK. Only the device selected for master operation generates and outputs the serial clock on pin SCLK. All slaves receive this clock, so their pin SCLK must be switched to input mode (DP3.13='0'). The output of the master's shift register is connected to the external transmit line, which in turn is connected to the slaves' shift register input. The output of the slaves' shift register is connected to the external receive line in order to enable the master to receive the data shifted out of the slave. The external connections are hard-wired, the function and direction of these pins is determined by the master or slave operation of the individual device.

**Note:** The shift direction shown in the figure applies for MSB-first operation as well as for LSB-first operation.

When initializing the devices in this configuration, select one device for master operation (SSCMS='1'), all others must be programmed for slave operation (SSCMS='0'). Initialization includes the operating mode of the device's SSC and also the function of the respective port lines (see "Port Control").




Figure 11-4 SSC Full Duplex Configuration

The data output pins MRST of all slave devices are connected together onto the one receive line in this configuration. During a transfer each slave shifts out data from its shift register. There are two ways to avoid collisions on the receive line due to different slave data:

**Only one slave drives the line**, ie. enables the driver of its MRST pin. All the other slaves have to program there MRST pins to input. So only one slave can put its data onto the master's receive line. Only receiving of data from the master is possible. The master selects the slave device from which it expects data either by separate select lines, or by sending a special command to this slave. The selected slave then switches its MRST line to output, until it gets a deselection signal or command.

The slaves use open drain output on MRST. This forms a Wired-AND connection. The receive line needs an external pullup in this case. Corruption of the data on the receive line sent by the selected slave is avoided, when all slaves which are not selected for transmission to the master only send ones ('1'). Since this high level is not actively driven onto the line, but only held through the pullup device, the selected slave can pull this line actively to a low level when transmitting a zero bit. The master selects the slave device from which it expects data either by separate select lines, or by sending a special command to this slave.

After performing all necessary initializations of the SSC, the serial interfaces can be enabled. For a master device, the alternate clock line will now go to its programmed polarity. The alternate data line will go to either '0' or '1', until the first transfer will start. After a transfer the alternate data line will always remain at the logic level of the last transmitted data bit.

When the serial interfaces are enabled, the master device can initiate the first data transfer by writing the transmit data into register SSCTB. This value is copied into the shift register (which is assumed to be empty at this time), and the selected first bit of the transmit data will be placed onto the MTSR line on the next clock from the baudrate generator (transmission only starts, if SSCEN='1'). Depending on the selected clock phase, also a clock pulse will be generated on the SCLK line. With the opposite clock edge the master at the same time latches and shifts in the data detected at its input line MRST. This "exchanges" the transmit data with the receive data. Since the clock line is connected to all slaves, their shift registers will be shifted synchronously with the master's shift register, shifting out the data contained in the registers, and shifting in the data detected at the input line. After the preprogrammed number of clock pulses (via the data width selection) the data transmitted by the master is contained in all slaves' shift registers, while the master's shift register holds the data of the selected slave. In the master and all slaves the content of the shift register is copied into the receive buffer SSCRB and the receive interrupt flag SSCRIR is set.

A slave device will immediately output the selected first bit (MSB or LSB of the transfer data) at pin MRST, when the content of the transmit buffer is copied into the slave's shift register. It will not wait for the next clock from the baudrate generator, as the master does. The reason for this is that, depending on the selected clock phase, the first clock edge generated by the master may be already used to clock in the first data bit. So the slave's first data bit must already be valid at this time.

**Note:** On the SSC always a transmission **and** a reception takes place at the same time, regardless whether valid data has been transmitted or received. This is different eg. from asynchronous reception on ASCO.

The initialization of the SCLK pin on the master requires some attention in order to avoid undesired clock transitions, which may disturb the other receivers. The state of the internal alternate output lines is '1' as long as the SSC is disabled. This alternate output signal is ANDed with the respective port line output latch. Enabling the SSC with an idle-low clock (SSCPO='0') will drive the alternate data output and (via the AND) the port pin SCLK immediately low. To avoid this, use the following sequence:

- select the clock idle level (SSCPO='x')
- load the port output latch with the desired clock idle level (P3.13='x')
- switch the pin to output (DP3.13='1')
- enable the SSC (SSCEN='1')
- if SSCPO='0': enable alternate data output (P3.13='1')

The same mechanism as for selecting a slave for transmission (separate select lines or special commands) may also be used to move the role of the master to another device in the network. In this case the previous master and the future master (previous slave) will have to toggle their operating mode (SSCMS) and the direction of their port pins (see description above).

#### 11.2 Half Duplex Operation

In a half duplex configuration only one data line is necessary for both receiving **and** transmitting of data. The data exchange line is connected to both pins MTSR and MRST of each device, the clock line is connected to the SCLK pin.

The master device controls the data transfer by generating the shift clock, while the slave devices receive it. Due to the fact that all transmit and receive pins are connected to the one data exchange line, serial data may be moved between arbitrary stations.

Similar to full duplex mode there are two ways to avoid collisions on the data exchange line:

- only the transmitting device may enable its transmit pin driver
- the non-transmitting devices use open drain output and only send ones.

Since the data inputs and outputs are connected together, a transmitting device will clock in its own data at the input pin (MRST for a master device, MTSR for a slave). By these means any corruptions on the common data exchange line are detected, where the received data is not equal to the transmitted data.




Figure 11-5 SSC Half Duplex Configuration

#### **Continuous Transfers**

When the transmit interrupt request flag is set, it indicates that the transmit buffer SSCTB is empty and ready to be loaded with the next transmit data. If SSCTB has been reloaded by the time the current transmission is finished, the data is immediately transferred to the shift register and the next transmission will start without any additional delay. On the data line there is no gap between the two successive frames. Eg. two byte transfers would look the same as one word transfer. This feature can be used to interface with devices which can operate with or require more than 16 data bits per transfer. It is just a matter of software, how long a total data frame length can be. This option can also be used eg. to interface to byte-wide and word-wide devices on the same serial bus.

**Note:** Of course, this can only happen in multiples of the selected basic data width, since it would require disabling/enabling of the SSC to reprogram the basic data width on-the-fly.

#### **Port Control**

The SSC uses three pins of Port 3 to communicate with the external world. Pin P3.13/SCLK serves as the clock line, while pins P3.8/MRST (Master Receive / Slave Transmit) and P3.9/MTSR (Master Transmit / Slave Receive) serve as the serial data input/output lines. The operation of these pins depends on the selected operating mode (master or slave). In order to enable the alternate output functions of these pins instead of the general purpose IO operation, the respective port latches have to be set to '1', since the port latch outputs and the alternate output lines are ANDed. When an alternate data output line is not used (function disabled), it is held at a high level, allowing IO operations via the port latch. The direction of the port lines depends on the operating mode. The SSC will automatically use the correct alternate input or output line of the ports when switching modes. The direction of the pins, however, must be programmed by the user, as shown in the tables. Using the open drain output feature helps to avoid bus contention problems and reduces the need for hardwired hand-shaking or slave select lines. In this case it is not always necessary to switch the direction of a port pin. The table below summarizes the required values for the different modes and pins.

Pin	Master Mode			Slave Mode					
	Function	Port Latch	Direction	Function	Port Latch	Direction			
P3.13 / SCLK	Serial Clock Output	P3.13='1'	DP3.13='1'	Serial Clock Input	P3.13='x'	DP3.13='0'			
P3.9 / MTSR	Serial Data Output	P3.9='1'	DP3.9='1'	Serial Data Input	P3.9='x'	DP3.9='0'			
P3.8 / MRST	Serial Data Input	P3.8='x'	DP3.8='0'	Serial Data Output	P3.8='1'	DP3.8='1'			

**Note:** In the table above, an 'x' means that the actual value is irrelevant in the respective mode, however, it is recommended to set these bits to '1', so they are already in the correct state when switching between master and slave mode.

### 11.3 Baud Rate Generation

The serial channel SSC has its own dedicated 16-bit baud rate generator with 16-bit reload capability, allowing baud rate generation independent from the timers.

The baud rate generator is clocked with the CPU clock divided by 2 (10 MHz @ 20 MHz CPU clock). The timer is counting downwards and can be started or stopped through the global enable bit SSCEN in register SSCCON. Register SSCBR is the dual-function Baud Rate Generator/Reload register. Reading SSCBR, while the SSC is enabled, returns the content of the timer. Reading SSCBR, while the SSC is disabled, returns the programmed reload value. In this mode the desired reload value can be written to SSCBR.

Note: Never write to SSCBR, while the SSC is enabled.

The formulas below calculate either the resulting baud rate for a given reload value, or the required reload value for a given baudrate:

$$B_{SSC} = \frac{f_{CPU}}{2 * (\langle SSCBR \rangle + 1)}$$
 SSCBR =  $(\frac{f_{CPU}}{2 * Baudrate_{SSC}}) - 1$ 

<SSCBR> represents the content of the reload register, taken as unsigned 16-bit integer.

The maximum baud rate that can be achieved when using a CPU clock of 20 MHz is 5 MBaud. The table below lists some possible baud rates together with the required reload values and the resulting bit times, assuming a CPU clock of 20 MHz.

Baud Rate		Bit Time	•	Reload Value
Reserved.	Use a reload value > 0.			0000 <sub>H</sub>
5	MBaud	200	ns	0001 <sub>H</sub>
3.3	MBaud	300	ns	0002 <sub>H</sub>
2.5	MBaud	400	ns	0003 <sub>H</sub>
2.0	MBaud	500	ns	0004 <sub>H</sub>
1.0	MBaud	1	μs	0009 <sub>H</sub>
100	KBaud	10	μs	0063 <sub>H</sub>
10	KBaud	100	μs	03E7 <sub>H</sub>
1.0	KBaud	1	ms	270F <sub>H</sub>
152.6	Baud	6.6	ms	FFFF <sub>H</sub>

**Note:** The content of SSCBR must be > 0.

#### 11.4 Error Detection Mechanisms

The SSC is able to detect four different error conditions. Receive Error and Phase Error are detected in all modes, while Transmit Error and Baudrate Error only apply to slave mode. When an error is detected, the respective error flag is set. When the corresponding Error Enable Bit is set, also an error interrupt request will be generated by setting SSCEIR (see figure below). The error interrupt handler may then check the error flags to determine the cause of the error interrupt. The error flags are not reset automatically (like SSCEIR), but rather must be cleared by software after servicing. This allows servicing of some error conditions via interrupt, while the others may be polled by software.

**Note:** The error interrupt handler must clear the associated (enabled) errorflag(s) to prevent repeated interrupt requests.

A **Receive Error** (Master or Slave mode) is detected, when a new data frame is completely received, but the previous data was not read out of the receive buffer register SSCRB. This condition sets the error flag SSCRE and, when enabled via SSCREN, the error interrupt request flag SSCEIR. The old data in the receive buffer SSCRB will be overwritten with the new value and is unretrievably lost.

A **Phase Error** (Master or Slave mode) is detected, when the incoming data at pin MRST (master mode) or MTSR (slave mode), sampled with the same frequency as the CPU clock, changes between one sample before and two samples after the latching edge of the clock signal (see "Clock Control"). This condition sets the error flag SSCPE and, when enabled via SSCPEN, the error interrupt request flag SSCEIR.

A **Baud Rate Error** (Slave mode) is detected, when the incoming clock signal deviates from the programmed baud rate by more than 100%, ie. it either is more than double or less than half the expected baud rate. This condition sets the error flag SSCBE and, when enabled via SSCBEN, the error interrupt request flag SSCEIR. Using this error detection capability requires that the slave's baud rate generator is programmed to the same baud rate as the master device. This feature detects false additional, or missing pulses on the clock line (within a certain frame).

**Note:** If this error condition occurs and bit SSCAREN='1', an automatic reset of the SSC will be performed in case of this error. This is done to reinitialize the SSC, if too few or too many clock pulses have been detected.

A **Transmit Error** (Slave mode) is detected, when a transfer was initiated by the master (shift clock gets active), but the transmit buffer SSCTB of the slave was not updated since the last transfer. This condition sets the error flag SSCTE and, when enabled via SSCTEN, the error interrupt request flag SSCEIR. If a transfer starts while the transmit buffer is not updated, the slave will shift out the 'old' contents of the shift register, which normally is the data received during the last transfer.

This may lead to the corruption of the data on the transmit/receive line in half-duplex mode (open drain configuration), if this slave is not selected for transmission. This mode requires that slaves not selected for transmission only shift out ones, ie. their transmit buffers must be loaded with 'FFFF<sub>H</sub>' prior to any transfer.

**Note:** A slave with push/pull output drivers, which is not selected for transmission, will normally have its output drivers switched. However, in order to avoid possible conflicts or misinterpretations, it is recommended to always load the slave's transmit buffer prior to any transfer.





Figure 11-6 SSC Error Interrupt Control

### 11.5 SSC Interrupt Control

Three bit addressable interrupt control registers are provided for serial channel SSC. Register SSCTIC controls the transmit interrupt, SSCRIC controls the receive interrupt and SSCEIC controls the error interrupt of serial channel SSC. Each interrupt source also has its own dedicated interrupt vector. SCTINT is the transmit interrupt vector, SCRINT is the receive interrupt vector, and SCEINT is the error interrupt vector.

The cause of an error interrupt request (receive, phase, baudrate, transmit error) can be identified by the error status flags in control register SSCCON.

**Note:** In contrary to the error interrupt request flag SSCEIR, the error status flags SSCxE are not reset automatically upon entry into the error interrupt service routine, but must be cleared by software.



**Note:** Please refer to the general Interrupt Control Register description for an explanation of the control fields.

## 12 The Synchronous Serial Port

The Synchronous Serial Port **SSP** is incorporated **only in the C163** (not in the C165). It provides synchronous serial communication between the C163 and external slave devices like other microcontrollers or external peripherals like eg. EEPROMs.

The SSP supports half-duplex synchronous communication up to 10 MBaud (@ 20 MHz CPU clock). The SSP operates as a master, ie. data are transmitted or received synchronous to a shift clock which is generated by the C163. A dedicated baud rate generator provides the SSP with a separate serial clock signal.

The SSP can send up to three bytes (24 bits) to a peripheral upon a single transfer command. After that one byte can be received from the peripheral. The continuous mode allows the repeated transfer of data to or from the selected peripheral without deselecting it between the single transfers. This provides effective transfers (eg. to/from EEPROM devices) where the initial command and address is sent only once and then consecutive data bytes can be read from or written to the peripheral in direct sequence.




Figure 12-1
SFRs and Port Pins associated with the SSP

The SSP uses a three-wire interface for the communication with SPI-compatible devices:

- SSPCLK outputs the serial clock signal to the slave peripheral
- SSPDAT sends or receives the serial data
- SSPCEx selects the peripheral for communication (two lines are provided: SSPCE0,1)

The operating of the serial channel SSP is controlled by its two control registers, where register SSPCON0 controls the respective transfers of the SSP and register SSPCON1 configures the respective output signals.


SSPC	ON0 (	EF00	<sub>H</sub> )				XR	leg		Reset Value: 0000 <sub>H</sub>					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSP BSY	-	-	-	-	-	SSP CKP	SSP CKE	SSP RW	SSP HB	SSP CM	SSP SEL1	SSP SEL0	S	SPCK	S
r	_	-	-	-	_	rw	rw	rw	rw	rw	rw	rw		rw	

SSPCKS	Baudrat 0 0 0 : 0 0 1 : 0 1 0 : 0 1 1 : 1 0 0 : 1 1 0 : 1 1 1 :	f <sub>CPU</sub> / 16 1.25 Mbit/sec f <sub>CPU</sub> / 32 625 Kbit/sec f <sub>CPU</sub> / 64 312.5 Kbit/sec f <sub>CPU</sub> / 128 156.25 Kbit/sec								
SSPSELx	0 0 0 : 0 0 1 : 0 1 0 : 0 1 1 : 1 0 0 : 1 1 0 : 1 1 1 : SSP Ch 0 : 1 :	f <sub>CPU</sub> / 2 10 Mbit/sec f <sub>CPU</sub> / 4 5 Mbit/sec f <sub>CPU</sub> / 8 2.5 Mbit/sec f <sub>CPU</sub> / 16 1.25 Mbit/sec f <sub>CPU</sub> / 32 625 Kbit/sec f <sub>CPU</sub> / 64 312.5 Kbit/sec f <sub>CPU</sub> / 128 156.25 Kbit/sec f <sub>CPU</sub> / 256 78.125 Kbit/sec  Tip Enable Selection Chip enable line x is not activated Chip enable line x is activated during data transfers Both chip enable lines may be activated for broadcast messages,								
SSPSELx	0 0 1 : 0 1 0 : 0 1 1 : 1 0 0 : 1 1 1 : SSP Ch 0 : 1 :	f <sub>CPU</sub> / 4 5 Mbit/sec f <sub>CPU</sub> / 8 2.5 Mbit/sec f <sub>CPU</sub> / 16 1.25 Mbit/sec f <sub>CPU</sub> / 32 625 Kbit/sec f <sub>CPU</sub> / 64 312.5 Kbit/sec f <sub>CPU</sub> / 128 156.25 Kbit/sec f <sub>CPU</sub> / 256 78.125 Kbit/sec  Tip Enable Selection Chip enable line x is not activated Chip enable line x is activated during data transfers Both chip enable lines may be activated for broadcast messages,								
SSPSELx	0 1 0 : 0 1 1 : 1 0 0 : 1 0 1 : 1 1 0 : 1 1 1 : SSP Ch 0 : 1 :	f <sub>CPU</sub> / 8 2.5 Mbit/sec f <sub>CPU</sub> / 16 1.25 Mbit/sec f <sub>CPU</sub> / 32 625 Kbit/sec f <sub>CPU</sub> / 64 312.5 Kbit/sec f <sub>CPU</sub> / 128 156.25 Kbit/sec f <sub>CPU</sub> / 256 78.125 Kbit/sec  Tip Enable Selection Chip enable line x is not activated Chip enable line x is activated during data transfers Both chip enable lines may be activated for broadcast messages,								
SSPSELx	0 1 1 : 1 0 0 : 1 0 1 : 1 1 0 : 1 1 1 : SSP Ch 0 : 1 :	f <sub>CPU</sub> / 16 1.25 Mbit/sec f <sub>CPU</sub> / 32 625 Kbit/sec f <sub>CPU</sub> / 64 312.5 Kbit/sec f <sub>CPU</sub> / 128 156.25 Kbit/sec f <sub>CPU</sub> / 256 78.125 Kbit/sec  Tip Enable Selection Chip enable line x is not activated Chip enable line x is activated during data transfers Both chip enable lines may be activated for broadcast messages,								
SSPSELx	1 0 0 : 1 0 1 : 1 1 0 : 1 1 1 : SSP Ch 0 : 1 :	f <sub>CPU</sub> / 32 625 Kbit/sec f <sub>CPU</sub> / 64 312.5 Kbit/sec f <sub>CPU</sub> / 128 156.25 Kbit/sec f <sub>CPU</sub> / 256 78.125 Kbit/sec   ip Enable Selection  Chip enable line x is not activated Chip enable line x is activated during data transfers  Both chip enable lines may be activated for broadcast messages,								
SSPSELX	1 0 1 : 1 1 0 : 1 1 1 : SSP Ch 0 : 1 :	f <sub>CPU</sub> / 64 312.5 Kbit/sec f <sub>CPU</sub> / 128 156.25 Kbit/sec f <sub>CPU</sub> / 256 78.125 Kbit/sec nip Enable Selection Chip enable line x is not activated Chip enable line x is activated during data transfers Both chip enable lines may be activated for broadcast messages,								
SSPSELx	1 1 0 : 1 1 1 : SSP Ch 0 : 1 :	f <sub>CPU</sub> / 128 156.25 Kbit/sec f <sub>CPU</sub> / 256 78.125 Kbit/sec  nip Enable Selection Chip enable line x is not activated Chip enable line x is activated during data transfers Both chip enable lines may be activated for broadcast messages,								
SSPSELx	1 1 1 : SSP Ch 0 : 1 :	f <sub>CPU</sub> / 256 78.125 Kbit/sec <b>nip Enable Selection</b> Chip enable line x is not activated Chip enable line x is activated during data transfers Both chip enable lines may be activated for broadcast messages,								
SSPSELx	SSP Ch 0: 1:	rip Enable Selection  Chip enable line x is not activated  Chip enable line x is activated during data transfers  Both chip enable lines may be activated for broadcast messages,								
SSPSELx	0 : 1 :	Chip enable line x is not activated Chip enable line x is activated during data transfers Both chip enable lines may be activated for broadcast messages,								
	1:	Chip enable line x is activated during data transfers  Both chip enable lines may be activated for broadcast messages,								
		Both chip enable lines may be activated for broadcast messages,								
	Note:	·								
		however he coreful with read exerctions to avoid data conflicts								
SSPCM	SSP Co	ontinuous Mode Select								
0: Single transfer mode: SSPCEx is deactivated after current tra										
	1:	Continuous mode: SSPCEx remains active.								
SSPHB	SSP He	eading Control Bit								
	0:	Transmit/Receive LSB first								
	1:	Transmit/Receive MSB first								
SSPRW	SSP Re	ead/Write Control Bit								
	0:	Write operation (transmit)								
	1:	Read operation (receive)								
SSPCKE	SSP CI	ock Edge Control Bit								
	0:	<b>Shift</b> data on leading clock edge, <b>latch</b> data on trailing clock edge								
	1:	Latch data on leading clock edge, shift data on trailing clock edge								
SSPCKP	SSP CI	ock Polarity Control Bit								
· · · · ·	0:	Idle clock line is <b>high</b> , the leading clock edge is a <b>high-low</b> transition								
	1:	Idle clock line is <b>low</b> , the leading clock edge is a <b>low-high</b> transition								
SSPBSY		usy Flag (read only)								
	0: SSP is idle (SSPBSY is cleared after transfer of the last bit)									
	1: SSP is busy (SSPBSY is set with the first write into the transmit buffers)									

SSPC	ON1 (	EF02	<sub>H</sub> )				XR	Reg		Reset Value: 0000 <sub>H</sub>					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ı	-	-	ı	-	-	-	-	-	ı	-	SSP CEO1	SSP CEO0	SSP CKO	SSP CEP1	SSP CEP0
_	_	_	-	_	_	-	_	_	-	_	rw	rw	rw	rw	rw

Bit	Function									
SSPCEPx	SSP Chip Enable Polarity Control  0: Inactive chip enable line x is low, active level is high									
	1: Inactive chip enable line x is <b>high</b> , active level is low									
SSPCKO	SSP Clock Output Enable									
	0: Pin P4.7 is general purpose IO controlled via DP4.7 and P4.7									
	1: Pin P4.7 outputs the SSP clock signal SSPCLK (driver active)									
SSPCEOx	SSP Chip Enable Output Enable									
	0: Pin P4.5/.4 is general purpose IO controlled via DP4.5/.4 and P4.5/.4									
	1: Pin P4.5/.4 outputs the SSP chip enable SSPCE0/1 (driver active)									

The SSP can send 8-bit, 16-bit or 24-bit data frames and additionally receive an 8-bit data frame within one transfer operation. Transfer data (transmit and receive data) are stored in the two buffer registers SSPRTB (receive/transmit buffer) and SSPTBH (transmit buffer high). Up to 3 bytes (24-bit frame) can be stored for transmission. The received byte (read) overwrites transmit byte 0.





Bit	Function				
transmit byte x	( ) 212 1 1				
receive byte	Receive Data The byte received by the SSP during a read operation is stored in the low byte of register SSPRTB.				

#### 12.1 Initialization

After reset the SSP is idle and invisible to the system. Before any transfer can be initiated the SSP must be configured. The following steps are necessary:

- Enable the whole SSP by setting bit XPEN in register SYSCON (X-Peripheral Enable)
- Select the polarity of the output lines SSPCLK, SSPCE0 and SSPCE1
- Enable these output lines (switches on the pin drivers)
   Before enabling these lines may be held inactive by pullup/pulldown resistors

**Note:** Whenever one of these lines is not actively driven by the SSP module (line disabled or used as input) the respective pin is controlled by the port control logic, ie. by its respective direction flag and output latch. Be sure to configure these bits accordingly if a specific behaviour is required by the system (see also "Port Control").

#### 12.2 Initiation of a Transfer

A transfer via the SSP generally requires two steps:

- Define the transfer mode by writing to register SSPCON0 (may be omitted)
- Start the transfer by writing to the transmit buffer

**The Transfer Mode** can be selected by a single write operation to register SSPCON0. This single access determines all relevant aspects of the transfer to be executed:

- Transfer speed (baudrate) via SSPCKS
- Selected slave peripherals via SSPCEx
- Transfer type (single/continuous read/write operation) via SSPCM and SSPRW
- Shift direction (LSB or MSB first) via SSPHB
- Clock signal via SSPCKE and SSPCKP

**Note:** Writing to SSPCON0 effects all control bits. Make sure to avoid unintended changes when eg. changing only the transfer direction.

Writing to SSPCON0 may be omitted, of course, if its current contents match with the intended next transfer.

The Transfer Start is triggered by writing to the low byte of register SSPRTB (transmit byte 0). Upon this event the stored data frame is shifted to the output pin SSPDAT. The size of the frame is determined by the number of transmit bytes that have been loaded prior to the transfer start, see table below.

Transmit Buffer Bytes			Data Frame	Transfer	Notes
byte 2	byte 1	byte 0	Size	Sequence	
loaded	loaded	loaded	24-bit transfer	tb2>tb1>tb0	Sequence of writing to bytes 2 and 1 is arbitrary (2,1 or 1,2).
	loaded	loaded	16-bit transfer	tb1>tb0	Single write access sufficient.
		loaded	8-bit transfer	tb0	Single write access sufficient.
loaded		loaded	Illegal option!	tb2> <i>tb1</i> >tb0	Uses old contents of byte 1.

## **Transmission (Write Operation)**

A write operation is started when transmit byte 0 is written (higher data bytes must be written prior or with the same access). Bit SSPRW in register SSPCON0 must be '0' for a write operation. The selected chip enable signal(s) is/are activated prior to the start of the transmission.

**Single transmission** is achieved with bit SSPCM = '0'. In this case the selected chip enable signal is deactivated after the transmission of the last bit of the data frame.

**Continuous transmission** is achieved with bit SSPCM = '1'. In this case the selected chip enable signal remains active after the transmission of the last bit of the data frame. Additional bytes are transmitted after rewriting the transmit buffer. In order to deactivate the selected chip enable signal(s) bit SSPCM must be cleared.

### **Reception (Read Operation)**

A read operation is started when transmit byte 0 is written (higher data bytes must be written prior or with the same access). Bit SSPRW in register SSPCON0 must be '1' for a read operation. The selected chip enable signal(s) is/are activated prior to the begin of the transmission. The initial transmission usually carries a command and/or an address to the slave peripheral.

**Single reception** is achieved with bit SSPCM = '0'. In this case the selected chip enable signal is deactivated after the reception of the last bit of the slave data byte.

**Continuous reception** is achieved with bit SSPCM = '1'. In this case the selected chip enable signal remains active after the reception of the last bit of the slave data frame. An additional byte is received automatically each time the receive buffer has been read. In order to deactivate the selected chip enable signal(s) bit SSPCM must be cleared.

**Note:** The continuous mode must be cancelled (SSPCM = '0') before reading the very last byte from SSPRTB.




Figure 12-2 SSP Single Transfer Basic Timing

## **Clock Options**

The idle state of the clock output SSPCLK and the usage of the clock edges for shifting transmit data or latching receive data can be programmed in order to adapt the SSP to the slave peripherals used in the respective system. The figure below summarizes the possible options and allocates the clock edges to the operations (shift / latch).




Figure 12-3 SSP Clock Signal Options

### **Chip Enable Lines**

The SSP provides two configurable chip enable lines which can select slave peripherals for the respective data transfer. These signals are controlled by the SSP and activated automatically one bit phase (half a bit time) before the first data bit is transferred and deactivated one bit phase after the last bit has been transferred (see figure "Basic Timing" above), except for continuous transfers which keep the chip enable line(s) active until deactivation via software.

Besides this automatic control via the SSP hardware the software can individually ....

- enable the chip enable lines via bits SSPCEOx in order to enable hardware control via the SSP
- configure the (in)active level of the chip enable lines (active high / active low)
- select automatic control of one or both chip enable lines for the next transfer via bits SSPSELx

Additional general purpose outputs can be used to increase the number of chip enable lines. In this case the automatic SSP chip enable lines should be deselected in order to avoid conflicts.

**Note:** Both chip enable lines should only be selected for read operations in order to avoid data conflicts when two slave peripherals return data.

#### **Continuous Transfers**

Some standard slave devices (eg. serial EEPROMs) allow the sequential access to a number of locations without updating the respective address or command. The SSP supports effective communication with these devices with its continuous transfer mode. Continuous transfer mode is enabled by setting bit SSPCM for the first transfer of the intended sequence. In this case the SSP keeps the selected chip enable signal(s) active after the transfer rather than disabling it/them automatically. This makes the slave peripheral remain in its current status (eg. read or write mode for an EEPROM). For the subsequent accesses it is then no more necessary to repeat the command or initial address and the next data bytes of a sequence can be transferred directly.

**Continuous write operations** are simply triggered by writing to transmit byte 0 (and transmit bytes 1 and 2 as required). The loaded bytes are transmitted as usual without changing the chip enable signal(s), however.

**Continuous read operations** are triggered by reading the receive byte. This will automatically read the next byte from the peripheral without sending any data before.

The time between the individual transfers of a sequence depends on the software, ie. on the time that is required to react on the SSP interrupt and move the respective new data.

The continuous transfer mode is terminated by clearing bit SSPCM. If SSPCM is cleared during the last transfer of a sequence the chip enable signal(s) will be deactivated automatically as for a single transfer. If SSPCM is cleared after the sequence is completed the chip enable signal(s) will be deactivated when the software clears bit SSPCM.

**Note:** When clearing bit SSPCM during a transfer all other bits of register SSPCON0 must remain unchanged. Make sure that the word written to SSPCON0 only changes bit SSPCM or use an AND instruction.





Figure 12-4 SSP Continuous Transfer Timing

## 12.3 SSP Interrupt Generation and Control

The bit addressable interrupt control register XP1IC is assigned to serial channel SSP. All SSP interrupts are allocated to vector XP1INT. The occurrence of an interrupt request sets the interrupt request bit XP1IR in register XP1IC. If this interrupt node is enabled (XP1EN='1') a CPU interrupt is generated and arbitrated. These interrupt requests may be serviced via a standard service routine or with PEC transfers. If polling of bit XP1IR is used please note that the request bit XP1IR must be cleared via software.

The cause of an interrupt request (transmit/receive) can be identified by bit SSPRW in control register SSPCON0. In this way the necessary action of the interrupt service routine can be determined. If PEC transfers are selected the interrupt cause must be known in advance, as the PEC cannot operate conditionally.

SSP interrupt requests are generated after the completion of the respective current transfer operation (read/write) at the time where the selected chip enable signal is deactivated (or would be deactivated in case of continuous transfers).



**Note:** Please refer to the general Interrupt Control Register description for an explanation of the control fields.

#### 12.4 Port Control

The SSP uses two to four pins of Port 4 to communicate with the external world.

Pin P4.7/A23/SSPCLK outputs the clock signal,

pin P4.6/A22/SSPDAT serves as the serial data input/output line,

pins P4.5/A21/**SSPCE0** and P4.4/A20/**SSPCE1** can be used to output automatically controlled chip enable signals.

Whenever one of these signals is activated it is controlled by the SSP. Otherwise it is controlled via registers P4 and DP4 like a general purpose IO pin.

The table below summarizes the pin functionalities under the various conditions. This table assumes, of course, that the SSP is generally enabled (XPEN = '1').

Pin	Active State	Inactive State
P4.7/SSPCLK	SSPCKO = '1' SSPCLK	SSPCKO = '0'
P4.6/SSPDAT	SSP transmitting SSPDAT	SSP receiving or idle
P4.5/SSPCE0	SSPCEO0 = '1' SSPCEO	SSPCEO0 = '0'
P4.4/SSPCE1	SSPCEO1 = '1' SSPCE1	SSPCEO1 = '0'

For correct operation of the SSP it is therefore important to switch the respective pins to input (default after reset). If some pins (eg. chip enable) shall not be controlled by the SSP temporarily these pins should then be switched to output where the output latch should provide the appropriate level.

**Note:** If an 8-bit segment address (16-MByte address space) is selected pins P4.7 to P4.4 are controlled by the EBC. In this case they output the higher four bits of the segment address and are neither available for the SSP nor for general purpose IO.

# **Accessing the SSP**

The SSP is implemented as an X-Peripheral and is therefore accessed like an external memory or peripheral. That means that the registers of the SSP can be read and written using 16-bit or 8-bit direct or indirect MEM addressing modes. Since the XBUS, to which the SSP is connected, also represents the external bus, SSP accesses follow the same rules and procedures as accesses to the external bus. SSP accesses cannot be executed in parallel to external instruction fetches or data read/writes, but are arbitrated and inserted into the external bus access stream.

Accesses to the SSP use demultiplexed addresses and a 16-bit data bus (byte accesses possible). An access time of 100 ns @ 20 MHz CPU clock is provided using no waitstates.

The SSP address area starts at 00'EF00<sub>H</sub> and covers 256 Bytes. A dedicated hardwired XADRS/XBCON register pair selects the respective address window, so none of the programmable register pairs must be sacrificed in order to access the SSP.

Locating the SSP address area to address  $00^{\circ}\text{EF00}_{H}$  in segment 0 has the advantage that the SSP is accessible via data page 3, which is the 'system' data page, accessed usually through the 'system' data page pointer DPP3. In this way, the internal addresses, such like SFRs, internal RAM, and the SSP registers, are all located within the same data page and form a contiguous address space.

# 13 The Watchdog Timer (WDT)

To allow recovery from software or hardware failure, the C165/C163 provides a Watchdog Timer. If the software fails to service this timer before an overflow occurs, an internal reset sequence will be initiated. This internal reset will also pull the RSTOUT pin low, which also resets the peripheral hardware, which might be the cause for the malfunction. When the watchdog timer is enabled and the software has been designed to service it regularly before it overflows, the watchdog timer will supervise the program execution, as it only will overflow if the program does not progress properly. The watchdog timer will also time out, if a software error was due to hardware related failures. This prevents the controller from malfunctioning for longer than a user-specified time.

The watchdog timer provides two registers: a read-only timer register that contains the current count, and a control register for initialization.




Figure 13-1 SFRs and Port Pins associated with the Watchdog Timer

The watchdog timer is a 16-bit up counter which can be clocked with the CPU clock ( $f_{CPU}$ ) either divided by 2 or divided by 128. This 16-bit timer is realized as two concatenated 8-bit timers (see figure below). The upper 8 bits of the watchdog timer can be preset to a user-programmable value via a watchdog service access in order to vary the watchdog expire time. The lower 8 bits are reset on each service access.





Figure 13-2 Watchdog Timer Block Diagram

# **Operation of the Watchdog Timer**

The current count value of the Watchdog Timer is contained in the Watchdog Timer Register WDT, which is a non-bitaddressable read-only register. The operation of the Watchdog Timer is controlled by its bitaddressable Watchdog Timer Control Register WDTCON. This register specifies the reload value for the high byte of the timer, selects the input clock prescaling factor and provides a flag that indicates a watchdog timer overflow.



Bit	Function
WDTIN	Watchdog Timer Input Frequency Selection  '0': Input frequency is f <sub>CPU</sub> / 2  '1': Input frequency is f <sub>CPU</sub> / 128
WDTR	Watchdog Timer Reset Indication Flag Set by the watchdog timer on an overflow. Cleared by a hardware reset or by the SRVWDT instruction.
WDTREL	Watchdog Timer Reload Value (for the high byte)

**Note:** The reset value will be 0002<sub>H</sub>, if the reset was triggered by the watchdog timer (overflow). It will be 0000<sub>H</sub> otherwise.

After any software reset, external hardware reset (see note), or watchdog timer reset, the watchdog timer is enabled and starts counting up from  $0000_{\rm H}$  with the frequency  $f_{\rm CPU}/2$ . The input frequency may be switched to  $f_{\rm CPU}/128$  by setting bit WDTIN. The watchdog timer can be disabled via the instruction DISWDT (Disable Watchdog Timer). Instruction DISWDT is a protected 32-bit instruction which will ONLY be executed during the time between a reset and execution of either the EINIT (End of Initialization) or the SRVWDT (Service Watchdog Timer) instruction. Either one of these instructions disables the execution of DISWDT.

When the watchdog timer is not disabled via instruction DISWDT, it will continue counting up, even during Idle Mode. If it is not serviced via the instruction SRVWDT by the time the count reaches FFFF<sub>H</sub> the watchdog timer will overflow and cause an internal reset. This reset will pull the external reset indication pin RSTOUT low. It differs from a software or external hardware reset in that bit WDTR (Watchdog Timer Reset Indication Flag) of register WDTCON will be set. A hardware reset or the SRVWDT instruction will clear this bit. Bit WDTR can be examined by software in order to determine the cause of the reset.

A watchdog reset will also complete a running external bus cycle before starting the internal reset sequence if this bus cycle does not use READY or samples READY active (low) after the programmed waitstates. Otherwise the external bus cycle will be aborted.

**Note:** After a hardware reset that activates the Bootstrap Loader the watchdog timer will be disabled.

To prevent the watchdog timer from overflowing, it must be serviced periodically by the user software. The watchdog timer is serviced with the instruction SRVWDT, which is a protected 32-bit instruction. Servicing the watchdog timer clears the low byte and reloads the high byte of the watchdog time register WDT with the preset value in bit field WDTREL, which is the high byte of register WDTCON. Servicing the watchdog timer will also reset bit WDTR. After being serviced the watchdog timer continues counting up from the value (<WDTREL> \* 28). Instruction SRVWDT has been encoded in such a way that the chance of unintentionally servicing the watchdog timer (eg. by fetching and executing a bit pattern from a wrong location) is minimized. When instruction SRVWDT does not match the format for protected instructions, the Protection Fault Trap will be entered, rather than the instruction be executed.

The time period for an overflow of the watchdog timer is programmable in two ways:

- the input frequency to the watchdog timer can be selected via bit WDTIN in register WDTCON to be either  $f_{CPU}/2$  or  $f_{CPU}/128$ .
- the reload value WDTREL for the high byte of WDT can be programmed in register WDTCON.

The period  $P_{WDT}$  between servicing the watchdog timer and the next overflow can therefore be determined by the following formula:

$$P_{WDT} = \frac{2^{(1 + \langle WDTIN \rangle^* 6) * (2^{16} - \langle WDTREL \rangle^* 2^8)}}{f_{CPU}}$$

The table below marks the possible ranges for the watchdog time which can be achieved using a CPU clock of 20 MHz. Some numbers are rounded to 3 significant digits.

Reload value	Prescaler for f <sub>CPU</sub>		
in WDTREL	2 (WDTIN = '0')	128 (WDTIN = '1')	
FF <sub>H</sub>	25.6 μs	1.6 ms	
00 <sub>H</sub>	6.55 ms	419 ms	

**Note:** For safety reasons, the user is advised to rewrite WDTCON each time before the watchdog timer is serviced.

## 14 The Bootstrap Loader

The built-in bootstrap loader of the C165 provides a mechanism to load the startup program, which is executed after reset, via the serial interface. In this case no external (ROM) memory or an internal ROM is required for the initialization code starting at location 00'0000<sub>H</sub>.

## Note: The built-in bootstrap loader is not available in the C163!

The bootstrap loader moves code/data into the internal RAM, but it is also possible to transfer data via the serial interface into an external RAM using a second level loader routine. ROM memory (internal or external) is not necessary. However, it may be used to provide lookup tables or may provide "core-code", ie. a set of general purpose subroutines, eg. for IO operations, number crunching, system initialization, etc.




Figure 14-1 Bootstrap Loader Sequence

The Bootstrap Loader may be used to load the complete application software into ROMless systems, it may load temporary software into complete systems for testing or calibration, it may also be used to load a programming routine for Flash devices.

The BSL mechanism may be used for standard system startup as well as only for special occasions like system maintenance (firmware update) or end-of-line programming or testing.

### **Entering the Bootstrap Loader**

The C165 enters BSL mode, if pin P0L.4 is sampled low at the end of a hardware reset. In this case the built-in bootstrap loader is activated independent of the selected bus mode. The bootstrap loader code is stored in a special Boot-ROM, no part of the standard mask ROM or Flash memory area is required for this.

After entering BSL mode and the respective initialization the C165 scans the RXD0 line to receive a zero byte, ie. one start bit, eight '0' data bits and one stop bit. From the duration of this zero byte it calculates the corresponding baudrate factor with respect to the current CPU clock, initializes the serial interface ASC0 accordingly and switches pin TxD0 to output. Using this baudrate, an identification byte is returned to the host that provides the loaded data.

This identification byte identifies the device to be bootet. The following codes are defined:

8xC166: 55<sub>H</sub> C165: B5<sub>H</sub>

C167:  $C5_H$  (previous versions returned  $A5_H$ ).

When the C165 has entered BSL mode, the following configuration is automatically set (values that deviate from the normal reset values, are *marked*):

 $\begin{array}{lll} \text{Watchdog Timer:} & \textbf{\textit{Disabled}} & \text{Register SYSCON:} & 0E00_{\text{H}} \\ \text{Context Pointer CP:} & \text{FA00}_{\text{H}} & \text{Register STKUN:} & \text{FA40}_{\text{H}} \\ \end{array}$ 

Stack Pointer SP: FA40<sub>H</sub> Register STKOV: FA0C<sub>H</sub> 0<->C

Register S0CON: 8011<sub>H</sub> Register BUSCON0: acc. to startup config.

Register S0BG: acc. to '00' byte P3.10 / TXD0: '1' DP3.10: '1'

Other than after a normal reset the watchdog timer is disabled, so the bootstrap loading sequence is not time limited. Pin TXD0 is configured as output, so the C165 can return the identification byte.

Note: Even if the internal ROM is enabled, no code can be executed out of it.

The hardware that activates the BSL during reset may be a simple pull-down resistor on P0L.4 for systems that use this feature upon every hardware reset. You may want to use a switchable solution (via jumper or an external signal) for systems that only temporarily use the bootstrap loader.




Figure 14-2 Hardware Provisions to Activate the BSL


After sending the identification byte the ASC0 receiver is enabled and is ready to receive the initial 32 bytes from the host. A half duplex connection is therefore sufficient to feed the BSL.

## **Memory Configuration after Reset**

The configuration (ie. the accessibility) of the C165's memory areas after reset in Bootstrap-Loader mode differs from the standard case. Pin  $\overline{EA}$  is not evaluated when BSL mode is selected, and accesses to the internal ROM area are partly redirected, while the C165 is in BSL mode (see table below). All code fetches are made from the special Boot-ROM, while data accesses read from the internal user ROM. Data accesses will return undefined values on ROMless devices.

**Note:** The code in the Boot-ROM is not an invariant feature of the C165. User software should not try to execute code from the internal ROM area while the BSL mode is still active, as these fetches will be redirected to the Boot-ROM.

The Boot-ROM will also "move" to segment 1, when the internal ROM area is mapped to segment 1.



## Loading the Startup Code

After sending the identification byte the BSL enters a loop to receive 32 bytes via ASC0. These bytes are stored sequentially into locations  $00^{\circ}FA40_{H}$  through  $00^{\circ}FA5F_{H}$  of the internal RAM. So up to 16 instructions may be placed into the RAM area. To execute the loaded code the BSL then jumps to location  $00^{\circ}FA40_{H}$ , ie. the first loaded instruction. The bootstrap loading sequence is now terminated, the C165 remains in BSL mode, however. Most probably the initially loaded routine will load additional code or data, as an average application is likely to require substantially more than 16 instructions. This second receive loop may directly use the pre-initialized interface ASC0 to receive data and store it to arbitrary user-defined locations.

This second level of loaded code may be the final application code. It may also be another, more sophisticated, loader routine that adds a transmission protocol to enhance the integrity of the loaded code or data. It may also contain a code sequence to change the system configuration and enable the bus interface to store the received data into external memory.

This process may go through several iterations or may directly execute the final application. In all cases the C165 will still run in BSL mode, ie. with the watchdog timer disabled and limited access to the internal ROM area. All code fetches from the internal ROM area ( $00'0000_{H}...00'7FFF_{H}$  or  $01'0000_{H}...01'7FFF_{H}$ , if mapped to segment 1) are redirected to the special Boot-ROM. Data fetches access will access the internal ROM of the C165, if any is available, but will return undefined data on ROMless devices.

#### **Exiting Bootstrap Loader Mode**

In order to execute a program in normal mode, the BSL mode must be terminated first. The C165 exits BSL mode upon a software reset (ignores the level on P0L.4) or a hardware reset (P0L.4 must be high then!). After a reset the C165 will start executing from location 00'0000<sub>H</sub> of the internal ROM or the external memory, as programmed via pin  $\overline{EA}$ .

### Choosing the Baudrate for the BSL

The calculation of the serial baudrate for ASC0 from the length of the first zero byte that is received, allows the operation of the bootstrap loader of the C165 with a wide range of baudrates. However, the upper and lower limits have to be kept, in order to insure proper data transfer.

$$B_{C165} = \frac{{}^{f}CPU}{32 \cdot (S0BRL + 1)}$$

The C165 uses timer T6 to measure the length of the initial zero byte. The quantization uncertainty of this measurement implies the first deviation from the real baudrate, the next deviation is implied by the computation of the S0BRL reload value from the timer contents. The formula below shows the association:

$$SOBRL = \frac{T6 - 36}{72} \qquad , \qquad T6 = \frac{9}{4} \cdot \frac{{}^{f}CPU}{{}^{g}Host}$$

For a correct data transfer from the host to the C165 the maximum deviation between the internal initialized baudrate for ASC0 and the real baudrate of the host should be below 2.5%. The deviation (F<sub>B</sub>, in percent) between host baudrate and C165 baudrate can be calculated via the formula below:

$$F_{B} = \left| \frac{B_{Contr} - B_{Host}}{B_{Contr}} \right| \cdot 100 \% , F_{B} \le 2,5 \%$$

**Note:** Function (F<sub>B</sub>) does not consider the tolerances of oscillators and other devices supporting the serial communication.

This baudrate deviation is a nonlinear function depending on the CPU clock and the baudrate of the host. The maxima of the function  $(F_B)$  increase with the host baudrate due to the smaller baudrate prescaler factors and the implied higher quantization error (see figure below).




Figure 14-3
Baudrate deviation between host and C165

**The minimum baudrate** ( $B_{Low}$  in the figure above) is determined by the maximum count capacity of timer T6, when measuring the zero byte, ie. it depends on the CPU clock. Using the maximum T6 count  $2^{16}$  in the formula the minimum baudrate for  $f_{CPU}$ =20 MHz is 687 Baud. The lowest standard baudrate in this case would be 1200 Baud. Baudrates below  $B_{LOW}$  would cause T6 to overflow. In this case ASC0 cannot be initialized properly.

The maximum baudrate ( $B_{High}$  in the figure above) is the highest baudrate where the deviation still does not exceed the limit, ie. all baudrates between  $B_{Low}$  and  $B_{High}$  are below the deviation limit. The maximum standard baudrate that fulfills this requirement is 19200 Baud.

**Higher baudrates**, however, may be used as long as the actual deviation does not exceed the limit. A certain baudrate (marked I) in the figure) may eg. violate the deviation limit, while an even higher baudrate (marked II) in the figure) stays very well below it. This depends on the host interface.

# 15 System Reset

The internal system reset function provides initialization of the C165/C163 into a defined default state and is invoked either by asserting a hardware reset signal on pin RSTIN (Hardware Reset Input), upon the execution of the SRST instruction (Software Reset) or by an overflow of the watchdog timer.

Whenever one of these conditions occurs, the microcontroller is reset into its predefined default state through an internal reset procedure. When a reset is initiated, pending internal hold states are cancelled and the current internal access cycle (if any) is completed. An external bus cycle is aborted, except for a watchdog reset (see description). After that the bus pin drivers and the IO pin drivers are switched off (tristate). RSTOUT is activated depending on the reset source.

The internal reset procedure requires 516 CPU clock cycles (25.8  $\mu$ s @ 20 MHz CPU clock) in order to perform a complete reset sequence. This 516 cycle reset sequence is started upon a watchdog timer overflow, a SRST instruction or when the reset input signal  $\overline{RSTIN}$  is latched low (hardware reset). The internal reset condition is active at least for the duration of the reset sequence and then until the  $\overline{RSTIN}$  input is inactive. When this internal reset condition is removed (reset sequence complete and  $\overline{RSTIN}$  inactive), the reset configuration is latched from PORTO, and pins ALE,  $\overline{RD}$  and  $\overline{WR}$  are driven to their inactive levels.

**Note:** Bit ADP which selects the Adapt mode is latched with the rising edge of RSTIN.

After the internal reset condition is removed, the microcontroller will start program execution from memory location  $00'0000_H$  in code segment zero. This start location will typically hold a branch instruction to the start of a software initialization routine for the application specific configuration of peripherals and CPU Special Function Registers.




Figure 15-1 External Reset Circuitry

#### **Hardware Reset**

A hardware reset is triggered when the reset input signal RSTIN is latched low. To ensure the recognition of the RSTIN signal (latching), it must be held low for at least 2 CPU clock cycles. Also shorter RSTIN pulses may trigger a hardware reset, if they coincide with the latch's sample point. However, it is recommended to keep RSTIN low for ca. 1 ms. After the reset sequence has been completed, the RSTIN input is sampled. When the reset input signal is active at that time the internal reset condition is prolonged until RSTIN gets inactive.

During a hardware reset the PORT0 inputs for the reset configuration need some time to settle on the required levels, especially if the hardware reset aborts a read operation form an external peripheral. During this settling time the configuration may intermittently be wrong. In such a case also the PLL clock selection may be wrong. It is therefore strongly recommended to provide an external reset pulse of ca. 1 ms in order to allow the PLL to settle on the desired CPU clock frequency.

Note: Shorter reset pulses may only be applied to devices not equipped with an on-chip PLL.

The input  $\overline{\text{RSTIN}}$  provides an internal pullup device equalling a resistor of 50 K $\Omega$  to 150 K $\Omega$  (the minimum reset time must be determined by the lowest value). Simply connecting an external capacitor is sufficient for an automatic power-on reset (see b) in figure above).  $\overline{\text{RSTIN}}$  may also be connected to the output of other logic gates (see a) in figure above).

**Note:** A power-on reset requires an active time of two reset sequences (1036 CPU clock cycles) after a stable clock signal is available (about 10...50 ms to allow the on-chip oscillator to stabilize).

### **Software Reset**

The reset sequence can be triggered at any time via the protected instruction SRST (Software Reset). This instruction can be executed deliberately within a program, eg. to leave bootstrap loader mode, or upon a hardware trap that reveals a system failure.

**Note:** A software reset disregards the configuration of P0L.5...P0L.0.


# **Watchdog Timer Reset**

When the watchdog timer is not disabled during the initialization or serviced regularly during program execution is will overflow and trigger the reset sequence. Other than hardware and software reset the watchdog reset completes a running external bus cycle if this bus cycle either does not use  $\overline{READY}$  at all, or if  $\overline{READY}$  is sampled active (low) after the programmed waitstates. When  $\overline{READY}$  is sampled inactive (high) after the programmed waitstates the running external bus cycle is aborted. Then the internal reset sequence is started.

**Note:** A watchdog reset disregards the configuration of P0L.5...P0L.0. The watchdog reset cannot occur while the C165/C163 is in bootstrap loader mode!

### The C165/C163's Pins after Reset

After the reset sequence the different groups of pins of the C165/C163 are activated in different ways depending on their function. Bus and control signals are activated immediately after the reset sequence according to the configuration latched from PORT0, so either external accesses can takes place or the external control signals are inactive. The general purpose IO pins remain in input mode (high impedance) until reprogrammed via software (see figure below). The RSTOUT pin remains active (low) until the end of the initialization routine (see description).



When the internal reset condition is prolongued by RSTIN, the activation of the output signals is delayed until the end of the internal reset condition.

- 1) Current bus cycle is completed or aborted.
- 2) Switches asynchronously with RSTIN, synchronously upon software or watchdog reset.
- 3) The reset condition ends here. The C165/C163 starts program execution.
- 4) Activation of the IO pins is controlled by software.
- 5) Execution of the EINIT instruction.
- 6) The shaded area designates the internal reset sequence, which starts after synchronization of RSTIN.

Figure 15-2 Reset Input and Output Signals

## **Reset Output Pin**

The RSTOUT pin is dedicated to generate a reset signal for the system components besides the controller itself. RSTOUT will be driven active (low) at the begin of any reset sequence (triggered by hardware, the SRST instruction or a watchdog timer overflow). RSTOUT stays active (low) beyond the end of the internal reset sequence until the protected EINIT (End of Initialization) instruction is executed (see figure above). This allows the complete configuration of the controller including its on-chip peripheral units before releasing the reset signal for the external peripherals of the system.

**Note:** RSTOUT will float as long as pins P0L.0 and P0L.1 select emulation mode or adapt mode.

## **Watchdog Timer Operation after Reset**

The watchdog timer starts running after the internal reset has completed. It will be clocked with the internal system clock divided by 2 (10 MHz @  $f_{CPU}$ =20 MHz), and its default reload value is  $00_H$ , so a watchdog timer overflow will occur 131072 CPU clock cycles (6.55 ms @  $f_{CPU}$ =20 MHz) after completion of the internal reset, unless it is disabled, serviced or reprogrammed meanwhile. When the system reset was caused by a watchdog timer overflow, the WDTR (Watchdog Timer Reset Indication) flag in register WDTCON will be set to '1'. This indicates the cause of the internal reset to the software initialization routine. WDTR is reset to '0' by an external hardware reset or by servicing the watchdog timer. After the internal reset has completed, the operation of the watchdog timer can be disabled by the DISWDT (Disable Watchdog Timer) instruction. This instruction has been implemented as a protected instruction. For further security, its execution is only enabled in the time period after a reset until either the SRVWDT (Service Watchdog Timer) or the EINIT instruction has been executed. Thereafter the DISWDT instruction will have no effect.

# Reset Values for the C165/C163 Registers

During the reset sequence the registers of the C165/C163 are preset with a default value. Most SFRs, including system registers and peripheral control and data registers, are cleared to zero, so all peripherals and the interrupt system are off or idle after reset. A few exceptions to this rule provide a first pre-initialization, which is either fixed or controlled by input pins.

DPP1: 0001<sub>H</sub> (points to data page 1)
DPP2: 0002<sub>H</sub> (points to data page 2)
DPP3: 0003<sub>H</sub> (points to data page 3)

 $\begin{array}{lll} \text{CP:} & \text{FC00}_{\text{H}} \\ \text{STKUN:} & \text{FC00}_{\text{H}} \\ \text{STKOV:} & \text{FA00}_{\text{H}} \\ \text{SP:} & \text{FC00}_{\text{H}} \end{array}$ 

WDTCON: 0002<sub>H</sub>, if reset was triggered by a watchdog timer overflow, 0000<sub>H</sub> otherwise

SORBUF: XX<sub>H</sub> (undefined) SSCRB: XXXX<sub>H</sub> (undefined)

SYSCON: 0XX0<sub>H</sub> (set according to reset configuration) BUSCON0: 0XX0<sub>H</sub> (set according to reset configuration)

RP0H: XX<sub>H</sub> (reset levels of P0H)

ONES: FFFF<sub>H</sub> (fixed value)

#### The Internal RAM after Reset

The contents of the internal RAM are not affected by a system reset. However, after a power-on reset, the contents of the internal RAM are undefined. This implies that the GPRs (R15...R0) and the PEC source and destination pointers (SRCP7...SRCP0, DSTP7...DSTP0) which are mapped into the internal RAM are also unchanged after a warm reset, software reset or watchdog reset, but are undefined after a power-on reset.

## Ports and External Bus Configuration during Reset

During the internal reset sequence all of the C165/C163's port pins are configured as inputs by clearing the associated direction registers, and their pin drivers are switched to the high impedance state. This ensures that the C165/C163 and external devices will not try to drive the same pin to different levels. Pin ALE is held low through an internal pulldown, and pins  $\overline{RD}$  and  $\overline{WR}$  are held high through internal pullups. Also the pins selected for  $\overline{CS}$  output will be pulled high.

The registers SYSCON and BUSCON0 are initialized according to the configuration selected via PORT0.

When an external start is selected (pin  $\overline{EA}$ ='0'):

- the Bus Type field (BTYP) in register BUSCON0 is initialized according to P0L.7 and P0L.6
- bit BUSACT0 in register BUSCON0 is set to '1'
- bit ALECTL0 in register BUSCON0 is set to '1'
- bit ROMEN in register SYSCON will be cleared to '0'
- bit BYTDIS in register SYSCON is set according to the data bus width

When an internal start is selected (pin EA='1'):

- register BUSCON0 is cleared to 0000<sub>H</sub>
- bit ROMEN in register SYSCON will be set to '1'
- bit BYTDIS in register SYSCON is cleared, ie. BHE is disabled

The other bits of register BUSCON0, and the other BUSCON registers are cleared. This default initialization selects the slowest possible external accesses using the configured bus type. The Ready function is disabled at the end of the internal system reset.

When the internal reset has completed, the configuration of PORT0, PORT1, Port 4, Port 6 and of the BHE signal (High Byte Enable, alternate function of P3.12) depends on the bus type which was selected during reset. When any of the external bus modes was selected during reset, PORT0 (and PORT1) will operate in the selected bus mode. Port 4 will output the selected number of segment address lines (all zero after reset) and Port 6 will drive the selected number of CS lines (CSO will be '0', while the other active CS lines will be '1'). When no memory accesses above 64 K are to be performed, segmentation may be disabled.

When the on-chip bootstrap loader was activated during reset, pin TxD0 (alternate function of P3.10) will be switched to output mode after the reception of the zero byte.

All other pins remain in the high-impedance state until they are changed by software or peripheral operation.

# **Application-Specific Initialization Routine**

After the internal reset condition is removed the C165/C163 fetches the first instruction from location  $00'0000_H$ , which is the first vector in the trap/interrupt vector table, the reset vector. 4 words (locations  $00'0000_H$  through  $00'0007_H$ ) are provided in this table to start the initialization after reset. As a rule, this location holds a branch instruction to the actual initialization routine that may be located anywhere in the address space.

**Note:** When the Bootstrap Loader Mode was activated during a hardware reset the C165/C163 does not fetch instructions from location 00'0000<sub>H</sub> but rather expects data via serial interface ASC0.

If single chip mode is selected during reset, the first instruction is fetched from the internal ROM. Otherwise it is fetched from external memory. When internal ROM access is enabled after reset in single chip mode (bit ROMEN='1' in register SYSCON), the software initialization routine may enable and configure the external bus interface before the execution of the EINIT instruction. When external access is enabled after reset, it may be desirable to reconfigure the external bus characteristics, because the SYSCON register is initialized during reset to the slowest possible memory configuration.

To decrease the number of instructions required to initialize the C165/C163, each peripheral is programmed to a default configuration upon reset, but is disabled from operation. These default configurations can be found in the descriptions of the individual peripherals.

During the software design phase, portions of the internal memory space must be assigned to register banks and system stack. When initializating the stack pointer (SP) and the context pointer (CP), it must be ensured that these registers are initialized before any GPR or stack operation is performed. This includes interrupt processing, which is disabled upon completion of the internal reset, and should remain disabled until the SP is initialized.

**Note:** Traps (incl. NMI) may occur, even though the interrupt system is still disabled.

In addition, the stack overflow (STKOV) and the stack underflow (STKUN) registers should be initialized. After reset, the CP, SP, and STKUN registers all contain the same reset value  $00^{\circ}FC00_{H}$ , while the STKOV register contains  $00^{\circ}FA00_{H}$ . With the default reset initialization, 256 words of system stack are available, where the system stack selected by the SP grows downwards from  $00^{\circ}FBFE_{H}$ , while the register bank selected by the CP grows upwards from  $00^{\circ}FC00_{H}$ .

Based on the application, the user may wish to initialize portions of the internal memory before normal program operation. Once the register bank has been selected by programming the CP register, the desired portions of the internal memory can easily be initialized via indirect addressing.

At the end of the initialization, the interrupt system may be globally enabled by setting bit IEN in register PSW. Care must be taken not to enable the interrupt system before the initialization is complete.

The software initialization routine should be terminated with the EINIT instruction. This instruction has been implemented as a protected instruction. Execution of the EINIT instruction disables the action of the DISWDT instruction, disables write accesses to register SYSCON (see note) and causes the RSTOUT pin to go high. This signal can be used to indicate the end of the initialization routine and the proper operation of the microcontroller to external hardware.

**Note:** All configurations regarding register SYSCON (enable CLKOUT, stacksize, etc.) must be selected before the execution of EINIT.

### **System Startup Configuration**

Although most of the programmable features of the C165/C163 are either selected during the initialization phase or repeatedly during program execution, there are some features that must be selected earlier, because they are used for the first access of the program execution (eg. internal or external start selected via  $\overline{EA}$ ).

These selections are made during reset via the pins of PORT0, which are read at the end of the internal reset sequence. During reset internal pullup devices are active on the PORT0 lines, so their input level is high, if the respective pin is left open, or is low, if the respective pin is connected to an external pulldown device. With the coding of the selections, as shown below, in many cases the default option, ie. high level, can be used.

The value on the upper byte of PORT0 (P0H) is latched into register RP0H upon reset, the value on the lower byte (P0L) directly influences the BUSCON0 register (bus mode) or the internal control logic of the C165/C163.




Figure 15-3 PORT0 Configuration during Reset

The pins that control the operation of the internal control logic and the reserved pins are evaluated only during a hardware triggered reset sequence. The pins that influence the configuration of the C165/C163 are evaluated during any reset sequence, ie. also during software and watchdog timer triggered resets.

The configuration via P0H is latched in register RP0H for subsequent evaluation by software. Register RP0H is described in chapter "The External Bus Interface".

**Note:** The reserved pins (marked "R") must remain high during reset in order to ensure proper operation of the C165/C163. The load on those pins must be small enough for the internal pullup device to keep their level high, or external pullup devices must ensure the high level.

The following describes the different selections that are offered for reset configuration. The default modes refer to pins at high level, ie. without external pulldown devices connected. Please also consider the note (above) on reserved pins.

#### **Emulation Mode**

Pin P0L.0 (EMU) selects the Emulation Mode, when low during reset. This mode allows the access to integrated XBUS peripherals via the external bus interface pins in application specific versions of the C165/C163. In addition also the RSTOUT pin floats to tristate rather than be driven low. When the emulation mode has been latched the CLKOUT output is automatically enabled.

This mode is used for special emulator purposes and is of no use in basic C165/C163 devices, so in this case P0L.0 should be held high.

Default: Emulation Mode is off.

**Note:** In emulation mode the direct drive clock option is selected with P0.15 (P0H.7) = '1'.

### **Adapt Mode**

Pin P0L.1 (ADP) selects the Adapt Mode, when low during reset. In this mode the C165/C163 goes into a passive state, which is similar to its state during reset. The pins of the C165/C163 float to tristate or are deactivated via internal pullup/pulldown devices, as described for the reset state. In addition also the RSTOUT pin floats to tristate rather than be driven low, and the on-chip oscillator is switched off.

This mode allows switching a C165/C163 that is mounted to a board virtually off, so an emulator may control the board's circuitry, even though the original C165/C163 remains in its place. The original C165/C163 also may resume to control the board after a reset sequence with P0L.1 high.

Default: Adapt Mode is off.

**Note:** When XTAL1 is fed by an external clock generator (while XTAL2 is left open), this clock signal may also be used to drive the emulator device.

However, if a crystal is used, the emulator device's oscillator can use this crystal only, if at least XTAL2 of the original device is disconnected from the circuitry (the output XTAL2 will still be active in Adapt Mode).

### **Bootstrap Loader Mode**

Pin P0L.4 (BSL) activates the on-chip bootstrap loader, when low during reset. The bootstrap loader allows moving the start code into the internal RAM of the C165 via the serial interface ASC0. The C165 will remain in bootstrap loader mode until a hardware reset with P0L.4 high or a software reset.

**Default:** The C165 starts fetching code from location 00'0000<sub>H</sub>, the bootstrap loader is off.

**Note:** The bootstrap loader is not available in the C163.

## **External Bus Type**

Pins P0L.7 and P0L.6 (BUSTYP) select the external bus type during reset, if an external start is selected via pin  $\overline{EA}$ . This allows the configuration of the external bus interface of the C165/C163 even for the first code fetch after reset. The two bits are copied into bit field BTYP of register BUSCON0. P0L.7 controls the data bus width, while P0L.6 controls the address output (multiplexed or demultiplexed). This bit field may be changed via software after reset, if required.

BTYP External Data Bus Width Encoding		External Address Bus Mode	
0 0	8-bit Data	Demultiplexed Addresses	
0 1	8-bit Data Multiplexed Addresses		
1 0	16-bit Data Demultiplexed Addresses		
1 1	16-bit Data	Multiplexed Addresses	

PORT0 and PORT1 are automatically switched to the selected bus mode. In multiplexed bus modes PORT0 drives both the 16-bit intra-segment address and the output data, while PORT1 remains in high impedance state as long as no demultiplexed bus is selected via one of the BUSCON registers. In demultiplexed bus modes PORT1 drives the 16-bit intra-segment address, while PORT0 or P0L (according to the selected data bus width) drives the output data.

For a 16-bit data bus BHE is automatically enabled, for an 8-bit data bus BHE is disabled via bit BYTDIS in register SYSCON.

**Default:** 16-bit data bus with multiplexed addresses.

**Note:** If an internal start is selected via pin  $\overline{EA}$ , these two pins are disregarded and bit field BTYP of register BUSCON0 is cleared.

### **Write Configuration**

Pin P0H.0 (WRC) selects the initial operation of the control pins  $\overline{WR}$  and  $\overline{BHE}$  during reset. When high, this pin selects the standard function, ie.  $\overline{WR}$  control and  $\overline{BHE}$ . When low, it selects the alternate configuration, ie.  $\overline{WRH}$  and  $\overline{WRL}$ . Thus even the first access after a reset can go to a memory controlled via  $\overline{WRH}$  and  $\overline{WRL}$ . This bit is latched in register RP0H and its inverted value is copied into bit WRCFG in register SYSCON.

**Default:** Standard function (WR control and BHE).

# **Chip Select Lines**

Pins P0H.2 and P0H.1 (CSSEL) define the number of active chip select signals during reset. This allows the selection which pins of Port 6 drive external  $\overline{CS}$  signals and which are used for general purpose IO. The two bits are latched in register RP0H.

**Default:** All 5 chip select lines active (CS4...CS0).

CSSEL	Chip Sel	ect Lines	Note
11	Five:	CS4CS0	Default without pull-downs
1 0	None		Port 6 pins free for IO
0 1	Two:	CS1CS0	
0 0	Three:	CS2CS0	

**Note:** The selected number of  $\overline{CS}$  signals cannot be changed via software after reset.

## **Segment Address Lines**

Pins P0H.4 and P0H.3 (SALSEL) define the number of active segment address lines during reset. This allows the selection which pins of Port 4 drive address lines and which are used for general purpose IO. The two bits are latched in register RP0H. Depending on the system architecture the required address space is chosen and accessible right from the start, so the initialization routine can directly access all locations without prior programming. The required pins of Port 4 are automatically switched to address output mode.

SALSEL	Segment Address Lines		Directly accessible Address Space	
1 1	Two:	A17A16	256	KByte (Default without pull-downs)
1 0	Eight:	A23A16	16	MByte (Maximum)
0 1	None		64	KByte (Minimum)
0 0	Four:	A19A16	1	MByte

Even if not all segment address lines are enabled on Port 4, the C165/C163 internally uses its complete 24-bit addressing mechanism. This allows the restriction of the width of the effective address bus, while still deriving  $\overline{\text{CS}}$  signals from the complete addresses.

Default: 2-bit segment address (A17...A16) allowing access to 256 KByte.

Note: The selected number of segment address lines cannot be changed via software after reset.

#### **Clock Generation Control**

Pins P0H.7, P0H.6 and P0H.5 (CLKCFG) select the clock generation mode (on-chip PLL) during reset. The oscillator clock either directly feeds the CPU and peripherals (direct drive), is divided by 2 (prescaler operation) or it is fed to the on-chip PLL (C163 only) which then provides the CPU clock signal. These bits are latched in register RP0H.

### C165/C163 Clock Generation Modes

Rese			C	:163	C165	
P0.15-13 (P0H.7-5)			CPU Frequency $f_{\text{CPU}} = f_{\text{XTAL}} \times \text{F}$	External Clock Input Range 1)	CPU Frequency	External Clock Input Range
1	1	1	$f_{\rm XTAL}  imes 4^{-2)}$	2.5 to 6.25 MHz	f <sub>XTAL</sub> / 2 <sup>2)3)</sup>	2 to 50 MHz
1	1	0	$f_{XTAL}  imes 3$	3.33 to 8.33 MHz		
1	0	1	$f_{XTAL} \times 2$	1 to 12.5 MHz		
1	0	0	$f_{XTAL}  imes 5$	2 to 5 MHz		
0	1	1	$f_{ m XTAL}  imes$ 1 $^{4)}$	1 to 25 MHz 4)	$f_{\rm XTAL}  imes$ 1 $^{4)}$	1 to 25 MHz 4)
0	1	0	$f_{XTAL}  imes 1.5$	6.66 to 16.6 MHz		
0	0	1	f <sub>XTAL</sub> / 2 <sup>3)</sup>	2 to 50 MHz		
0	0	0	$f_{XTAL} \times 2.5$	4 to 10 MHz		

<sup>&</sup>lt;sup>1)</sup> The external clock input range refers to a CPU clock range of 10...25 MHz.

**Default:** On-chip PLL is active with a factor of 1:4 (C163) or prescaler is active (C165).

**Note:** Watch the different requirements for frequency and duty cycle of the oscillator input clock for the possible selections.

<sup>2)</sup> Default configuration after reset.

<sup>&</sup>lt;sup>3)</sup> Prescaler operation.

Direct drive: the maximum frequency depends on the duty cycle of the external clock signal. In emulation mode pin P0.15 (p0H.7) is inverted, i.e. the configuration '111' would select drive in emulation mode.

#### 16 Power Reduction Modes

Two different power reduction modes with different levels of power reduction have been implemented in the C165/C163, which may be entered under software control.

In **Idle mode** the CPU is stopped, while the peripherals continue their operation. Idle mode can be terminated by any reset or interrupt request.

In **Power Down mode** both the CPU and the peripherals are stopped. Power Down mode can only be terminated by a hardware reset.

**Note:** All external bus actions are completed before Idle or Power Down mode is entered. However, Idle or Power Down mode is **not** entered if READY is enabled, but has not been activated (driven low) during the last bus access.

#### 16.1 Idle Mode

The power consumption of the C165/C163 microcontroller can be decreased by entering Idle mode. In this mode all peripherals, **including** the watchdog timer, continue to operate normally, only the CPU operation is halted.

Idle mode is entered after the IDLE instruction has been executed and the instruction before the IDLE instruction has been completed. To prevent unintentional entry into Idle mode, the IDLE instruction has been implemented as a protected 32-bit instruction.

Idle mode is terminated by interrupt requests from any enabled interrupt source whose individual Interrupt Enable flag was set before the Idle mode was entered, regardless of bit IEN.

For a request selected for CPU interrupt service the associated interrupt service routine is entered if the priority level of the requesting source is higher than the current CPU priority and the interrupt system is globally enabled. After the RETI (Return from Interrupt) instruction of the interrupt service routine is executed the CPU continues executing the program with the instruction following the IDLE instruction. Otherwise, if the interrupt request cannot be serviced because of a too low priority or a globally disabled interrupt system the CPU immediately resumes normal program execution with the instruction following the IDLE instruction.

For a request which was programmed for PEC service a PEC data transfer is performed if the priority level of this request is higher than the current CPU priority and the interrupt system is globally enabled. After the PEC data transfer has been completed the CPU remains in Idle mode. Otherwise, if the PEC request cannot be serviced because of a too low priority or a globally disabled interrupt system the CPU does not remain in Idle mode but continues program execution with the instruction following the IDLE instruction.




Figure 16-1
Transitions between Idle mode and active mode

Idle mode can also be terminated by a Non-Maskable Interrupt, ie. a high to low transition on the NMI pin. After Idle mode has been terminated by an interrupt or NMI request, the interrupt system performs a round of prioritization to determine the highest priority request. In the case of an NMI request, the NMI trap will always be entered.

Any interrupt request whose individual Interrupt Enable flag was set before Idle mode was entered will terminate Idle mode regardless of the current CPU priority. The CPU will **not** go back into Idle mode when a CPU interrupt request is detected, even when the interrupt was not serviced because of a higher CPU priority or a globally disabled interrupt system (IEN='0'). The CPU will **only** go back into Idle mode when the interrupt system is globally enabled (IEN='1') **and** a PEC service on a priority level higher than the current CPU level is requested and executed.

**Note:** An interrupt request which is individually enabled and assigned to priority level 0 will terminate Idle mode. The associated interrupt vector will not be accessed, however.

The watchdog timer may be used to monitor the Idle mode: an internal reset will be generated if no interrupt or NMI request occurs before the watchdog timer overflows. To prevent the watchdog timer from overflowing during Idle mode it must be programmed to a reasonable time interval before Idle mode is entered.

#### 16.2 Power Down Mode

To further reduce the power consumption the microcontroller can be switched to Power Down mode. Clocking of all internal blocks is stopped, the contents of the internal RAM, however, are preserved through the voltage supplied via the  $V_{CC}$  pins. The watchdog timer is stopped in Power Down mode. This mode can only be terminated by an external hardware reset, ie. by asserting a low level on the  $\overline{RSTIN}$  pin. This reset will initialize all SFRs and ports to their default state, but will not change the contents of the internal RAM.

There are two levels of protection against unintentionally entering Power Down mode. First, the PWRDN (Power Down) instruction which is used to enter this mode has been implemented as a protected 32-bit instruction. Second, this instruction is effective **only** if the  $\overline{\text{NMI}}$  (Non Maskable Interrupt) pin is externally pulled low while the PWRDN instruction is executed. The microcontroller will enter Power Down mode after the PWRDN instruction has completed.

This feature can be used in conjunction with an external power failure signal which pulls the  $\overline{\text{NMI}}$  pin low when a power failure is imminent. The microcontroller will enter the NMI trap routine which can save the internal state into RAM. After the internal state has been saved, the trap routine may set a flag or write a certain bit pattern into specific RAM locations, and then execute the PWRDN instruction. If the  $\overline{\text{NMI}}$  pin is still low at this time, Power Down mode will be entered, otherwise program execution continues. During power down the voltage at the  $V_{CC}$  pins can be lowered to 2.5 V while the contents of the internal RAM will still be preserved.

The initialization routine (executed upon reset) can check the identification flag or bit pattern within RAM to determine whether the controller was initially switched on, or whether it was properly restarted from Power Down mode.

# 16.3 Status of Output Pins during Idle and Power Down Mode

**During Idle mode** the CPU clocks are turned off, while all peripherals continue their operation in the normal way. Therefore all ports pins, which are configured as general purpose output pins, output the last data value which was written to their port output latches. If the alternate output function of a port pin is used by a peripheral, the state of the pin is determined by the operation of the peripheral.

Port pins which are used for bus control functions go into that state which represents the inactive state of the respective function (eg.  $\overline{WR}$ ), or to a defined state which is based on the last bus access (eg.  $\overline{BHE}$ ). Port pins which are used as external address/data bus hold the address/data which was output during the last external memory access before entry into Idle mode under the following conditions:

P0H outputs the high byte of the last address if a multiplexed bus mode with 8-bit data bus is used, otherwise P0H is floating. P0L is always floating in Idle mode.

PORT1 outputs the lower 16 bits of the last address if a demultiplexed bus mode is used, otherwise the output pins of PORT1 represent the port latch data.

Port 4 outputs the segment address for the last access on those pins that were selected during reset, otherwise the output pins of Port 4 represent the port latch data.

**During Power Down mode** the oscillator and the clocks to the CPU and to the peripherals are turned off. Like in Idle mode, all port pins which are configured as general purpose output pins output the last data value which was written to their port output latches.

When the alternate output function of a port pin is used by a peripheral the state of this pin is determined by the last action of the peripheral before the clocks were switched off.

The table below summarizes the state of all C165/C163 output pins during Idle and Power Down mode.

C165/C163	Idle Mode		Power Down Mode		
Output Pin(s)	No external bus	External bus enabled	No external bus	External bus enabled	
ALE	Low	Low	Low	Low	
RD, WR	High	High	High	High	
CLKOUT	Active	Active	High	High	
RSTOUT	1)	1)	1)	1)	
P0L	Port Latch Data	Floating	Port Latch Data	Floating	
P0H	Port Latch Data	A15A8 <sup>2)</sup> / Float	Port Latch Data	A15A8 2) / Float	
PORT1	Port Latch Data	Last Address <sup>3)</sup> / Port Latch Data	Port Latch Data	Last Address 3) / Port Latch Data	
Port 4	Port Latch Data	Port Latch Data/ Last segment	Port Latch Data	Port Latch Data/ Last segment	
BHE	Port Latch Data	Last value	Port Latch Data	Last value	
HLDA	Port Latch Data	Last value	Port Latch Data	Last value	
BREQ	Port Latch Data	High	Port Latch Data	High	
CSx	Port Latch Data	Last value 4)	Port Latch Data	Last value 4)	
Other Port Output Pins	Port Latch Data / Alternate Function	Port Latch Data / Alternate Function	Port Latch Data / Alternate Function	Port Latch Data / Alternate Function	

### Note:

<sup>&</sup>lt;sup>1)</sup>: High if EINIT was executed before entering Idle or Power Down mode, Low otherwise.

<sup>&</sup>lt;sup>2)</sup>: For multiplexed buses with 8-bit data bus.

<sup>3):</sup> For demultiplexed buses.

<sup>&</sup>lt;sup>4)</sup>: The  $\overline{\text{CS}}$  signal that corresponds to the last address remains active (low), all other enabled  $\overline{\text{CS}}$  signals remain inactive (high). By accessing an on-chip X-Periperal prior to entering a power save mode all external  $\overline{\text{CS}}$  signals can be deactivated.

# 17 System Programming

To aid in software development, a number of features has been incorporated into the instruction set of the C165/C163, including constructs for modularity, loops, and context switching. In many cases commonly used instruction sequences have been simplified while providing greater flexibility. The following programming features help to fully utilize this instruction set.

#### Instructions Provided as Subsets of Instructions

In many cases, instructions found in other microcontrollers are provided as subsets of more powerful instructions in the C165/C163. This allows the same functionality to be provided while decreasing the hardware required and decreasing decode complexity. In order to aid assembly programming, these instructions, familiar from other microcontrollers, can be built in macros, thus providing the same names.

**Directly Substitutable Instructions** are instructions known from other microcontrollers that can be replaced by the following instructions of the C165/C163:

Substituted Instruction		C165/C163	Instruction	Function
CLR	Rn	AND	Rn, #0 <sub>H</sub>	Clear register
CPLB	Bit	BMOVN	Bit, Bit	Complement bit
DEC	Rn	SUB	Rn, #1 <sub>H</sub>	Decrement register
INC	Rn	ADD	Rn, #1 <sub>H</sub>	Increment register
SWAPB	Rn	ROR	Rn, #8 <sub>H</sub>	Swap bytes within word

**Modification of System Flags** is performed using bit set or bit clear instructions (BSET, BCLR). All bit and word instructions can access the PSW register, so no instructions like CLEAR CARRY or ENABLE INTERRUPTS are required.

**External Memory Data Access** does not require special instructions to load data pointers or explicitly load and store external data. The C165/C163 provides a Von-Neumann memory architecture and its on-chip hardware automatically detects accesses to internal RAM, GPRs, and SFRs.

# **Multiplication and Division**

Multiplication and division of words and double words is provided through multiple cycle instructions implementing a Booth algorithm. Each instruction implicitly uses the 32-bit register MD (MDL = lower 16 bits, MDH = upper 16 bits). The MDRIU flag (Multiply or Divide Register In Use) in register MDC is set whenever either half of this register is written to or when a multiply/divide instruction is started. It is cleared whenever the MDL register is read. Because an interrupt can be acknowledged before the contents of register MD are saved, this flag is required to alert interrupt routines, which require the use of the multiply/divide hardware, so they can preserve register MD. This register, however, only needs to be saved when an interrupt routine requires use of the MD register and a

previous task has not saved the current result. This flag is easily tested by the Jump-on-Bit instructions.

Multiplication or division is simply performed by specifying the correct (signed or unsigned) version of the multiply or divide instruction. The result is then stored in register MD. The overflow flag (V) is set if the result from a multiply or divide instruction is greater than 16 bits. This flag can be used to determine whether both word halfs must be transferred from register MD. The high portion of register MD (MDH) must be moved into the register file or memory first, in order to ensure that the MDRIU flag reflects the correct state.

The following instruction sequence performs an unsigned 16 by 16-bit multiplication:

...

SAVE: JNB MDRIU, START ; Test if MD was in use.

SCXT MDC, #0010H ;Save and clear control register, leaving MDRIU set

;(only required for interrupted multiply/divide instructions)

BSET SAVED ;Indicate the save operation PUSH MDH ;Save previous MD contents...

PUSH MDL ;...on system stack

START: MULU R1, R2 ;Multiply 16-16 unsigned, Sets MDRIU

JMPR cc\_NV, COPYL ;Test for only 16-bit result MOV R3, MDH ;Move high portion of MD

COPYL: MOV R4, MDL ; Move low portion of MD, Clears MDRIU

RESTORE: JNB SAVED, DONE ; Test if MD registers were saved

POP MDL :Restore registers

POP MDH POP MDC

BCLR SAVED ;Multiplication is completed, program continues

DONE: ...

The above save sequence and the restore sequence after COPYL are only required if the current routine could have interrupted a previous routine which contained a MUL or DIV instruction. Register MDC is also saved because it is possible that a previous routine's Multiply or Divide instruction was interrupted while in progress. In this case the information about how to restart the instruction is contained in this register. Register MDC must be cleared to be correctly initialized for a subsequent multiplication or division. The old MDC contents must be popped from the stack before the RETI instruction is executed.

For a division the user must first move the dividend into the MD register. If a 16/16-bit division is specified, only the low portion of register MD must be loaded. The result is also stored into register MD. The low portion (MDL) contains the integer result of the division, while the high portion (MDH) contains the remainder.

The following instruction sequence performs a 32 by 16-bit division:

MOV MDH, R1 ; Move dividend to MD register. Sets MDRIU

MOV MDL, R2 ;Move low portion to MD

DIV R3 ;Divide 32/16 signed, R3 holds the divisor

JMPR cc\_V, ERROR ;Test for divide overflow MOV R3, MDH ;Move remainder to R3

MOV R4, MDL ; Move integer result to R4. Clears MDRIU

Whenever a multiply or divide instruction is interrupted while in progress, the address of the interrupted instruction is pushed onto the stack and the MULIP flag in the PSW of the interrupting routine is set. When the interrupt routine is exited with the RETI instruction, this bit is implicitly tested before the old PSW is popped from the stack. If MULIP='1' the multiply/divide instruction is re-read from the location popped from the stack (return address) and will be completed after the RETI instruction has been executed.

**Note:** The MULIP flag is part of the **context of the interrupted task**. When the interrupting routine does not return to the interrupted task (eg. scheduler switches to another task) the MULIP flag must be set or cleared according to the context of the task that is switched to.

### **BCD Calculations**

No direct support for BCD calculations is provided in the C165/C163. BCD calculations are performed by converting BCD data to binary data, performing the desired calculations using standard data types, and converting the result back to BCD data. Due to the enhanced performance of division instructions binary data is quickly converted to BCD data through division by  $10_D$ . Conversion from BCD data to binary data is enhanced by multiple bit shift instructions. This provides similar performance compared to instructions directly supporting BCD data types, while no additional hardware is required.

### 17.1 Stack Operations

The C165/C163 supports two types of stacks. The system stack is used implicitly by the controller and is located in the internal RAM. The user stack provides stack access to the user in either the internal or external memory. Both stack types grow from high memory addresses to low memory addresses.

# **Internal System Stack**

A system stack is provided to store return vectors, segment pointers, and processor status for procedures and interrupt routines. A system register, SP, points to the top of the stack. This pointer is decremented when data is pushed onto the stack, and incremented when data is popped.

The internal system stack can also be used to temporarily store data or pass it between subroutines or tasks. Instructions are provided to push or pop registers on/from the system stack. However, in most cases the register banking scheme provides the best performance for passing data between multiple tasks.

**Note:** The system stack allows the storage of words only. Bytes must either be converted to words or the respective other byte must be disregarded.

Register SP can only be loaded with even byte addresses (The LSB of SP is always '0').

Detection of stack overflow/underflow is supported by two registers, STKOV (Stack Overflow Pointer) and STKUN (Stack Underflow Pointer). Specific system traps (Stack Overflow trap, Stack Underflow trap) will be entered whenever the SP reaches either boundary specified in these registers.

The contents of the stack pointer are compared to the contents of the overflow register, whenever the SP is DECREMENTED either by a CALL, PUSH or SUB instruction. An overflow trap will be entered, when the SP value is less than the value in the stack overflow register.

The contents of the stack pointer are compared to the contents of the underflow register, whenever the SP is INCREMENTED either by a RET, POP or ADD instruction. An underflow trap will be entered, when the SP value is greater than the value in the stack underflow register.

**Note:** When a value is MOVED into the stack pointer, NO check against the overflow/underflow registers is performed.

In many cases the user will place a software reset instruction (SRST) into the stack underflow and overflow trap service routines. This is an easy approach, which does not require special programming. However, this approach assumes that the defined internal stack is sufficient for the current software and that exceeding its upper or lower boundary represents a fatal error.

It is also possible to use the stack underflow and stack overflow traps to cache portions of a larger external stack. Only the portion of the system stack currently being used is placed into the internal memory, thus allowing a greater portion of the internal RAM to be used for program, data or register banking. This approach assumes no error but requires a set of control routines (see below).

# Circular (virtual) Stack

This basic technique allows pushing until the overflow boundary of the internal stack is reached. At this point a portion of the stacked data must be saved into external memory to create space for further stack pushes. This is called "stack flushing". When executing a number of return or pop instructions, the upper boundary (since the stack empties upward to higher memory locations) is reached. The entries that have been previously saved in external memory must now be restored. This is called "stack filling". Because procedure call instructions do not continue to nest infinitely and call and return instructions alternate, flushing and filling normally occurs very infrequently. If this is not true for a given program environment, this technique should not be used because of the overhead of flushing and filling.

**The basic mechanism** is the transformation of the addresses of a virtual stack area, controlled via registers SP, STKOV and STKUN, to a defined physical stack area within the internal RAM via hardware. This virtual stack area covers all possible locations that SP can point to, ie. 00'F000<sub>H</sub> through 00'FFFE<sub>H</sub>. STKOV and STKUN accept the same 4 KByte address range.

The size of the physical stack area within the internal RAM that effectively is used for standard stack operations is defined via bitfield STKSZ in register SYSCON (see below).

<stksz></stksz>	Stack Size (Words)	Internal RAM Addresses (Words) of Physical Stack	Significant Bits of Stack Pointer SP
000 <sub>B</sub>	256	00'FBFE <sub>H</sub> 00'FA00 <sub>H</sub> (Default after Reset)	SP.8SP.0
001 <sub>B</sub>	128	00'FBFE <sub>H</sub> 00'FB00 <sub>H</sub>	SP.7SP.0
010 <sub>B</sub>	64	00'FBFE <sub>H</sub> 00'FB80 <sub>H</sub>	SP.6SP.0
011 <sub>B</sub>	32	00'FBFE <sub>H</sub> 00'FBC0 <sub>H</sub>	SP.5SP.0
100 <sub>B</sub>	512	00'FBFE <sub>H</sub> 00'F800 <sub>H</sub>	SP.9SP.0
101 <sub>B</sub>		Reserved. Do not use this combination.	
110 <sub>B</sub>		Reserved. Do not use this combination.	
111 <sub>B</sub>	1024	00'FDFE <sub>H</sub> 00'F600 <sub>H</sub> (Note: No circular stack)	SP.11SP.0

The virtual stack addresses are transformed to physical stack addresses by concatenating the significant bits of the stack pointer register SP (see table) with the complementary most significant bits of the upper limit of the physical stack area (00'FBFE<sub>H</sub>). This transformation is done via hardware (see figure below).

The reset values (STKOV= $FA00_H$ , STKUN= $FC00_H$ , SP= $FC00_H$ , STKSZ= $000_B$ ) map the virtual stack area directly to the physical stack area and allow using the internal system stack without any changes, provided that the 256 word area is not exceeded.




Figure 17-1
Physical Stack Address Generation

The following example demonstrates the circular stack mechanism which is also an effect of this virtual stack mapping: First, register R1 is pushed onto the lowest physical stack location according to the selected maximum stack size. With the following instruction, register R2 will be pushed onto the highest physical stack location although the SP is decremented by 2 as for the previous push operation.

MOV SP, #0F802H ; Set SP before last entry of physical stack of 256 words

... ; (SP) = F802H: Physical stack address = FA02H PUSH R1 ; (SP) = F800H: Physical stack address = FA00H PUSH R2 ; (SP) = F7FEH: Physical stack address = FBFEH

The effect of the address transformation is that the physical stack addresses wrap around from the end of the defined area to its beginning. When flushing and filling the internal stack, this circular stack mechanism only requires to move that portion of stack data which is really to be re-used (ie. the upper part of the defined stack area) instead of the whole stack area. Stack data that remain in the lower part of the internal stack need not be moved by the distance of the space being flushed or filled, as the stack pointer automatically wraps around to the beginning of the freed part of the stack area.

**Note:** This circular stack technique is applicable for stack sizes of 32 to 512 words (STKSZ = '000 $_{\rm B}$ ' to '100 $_{\rm B}$ '), it does not work with option STKSZ = '111 $_{\rm B}$ ', which uses the complete internal RAM for system stack.

When a boundary is reached, the stack underflow or overflow trap is entered, where the user moves a predetermined portion of the internal stack to or from the external stack. The amount of data transferred is determined by the average stack space required by routines and the frequency of calls, traps, interrupts and returns. In most cases this will be approximately one quarter to one tenth the size of the internal stack. Once the transfer is complete, the boundary pointers are updated to reflect the newly allocated space on the internal stack. Thus, the user is free to write code without concern for the internal stack limits. Only the execution time required by the trap routines affects user programs.

The following procedure initializes the controller for usage of the circular stack mechanism:

- Specify the size of the physical system stack area within the internal RAM (bitfield STKSZ in register SYSCON).
- Define two pointers, which specify the upper and lower boundary of the external stack. These values are then tested in the stack underflow and overflow trap routines when moving data.
- Set the stack overflow pointer (STKOV) to the limit of the defined internal stack area plus six words (for the reserved space to store two interrupt entries).

The internal stack will now fill until the overflow pointer is reached. After entry into the overflow trap procedure, the top of the stack will be copied to the external memory. The internal pointers will then be modified to reflect the newly allocated space. After exiting from the trap procedure, the internal stack will wrap around to the top of the internal stack, and continue to grow until the new value of the stack overflow pointer is reached.

When the underflow pointer is reached while the stack is meptied the bottom of stack is reloaded from the external memory and the internal pointers are adjusted accordingly.

### **Linear Stack**

The C165/C163 also offers a linear stack option (STKSZ = '111 $_{\rm B}$ '), where the system stack may use the complete internal RAM area. This provides a large system stack without requiring procedures to handle data transfers for a circular stack. However, this method also leaves less RAM space for variables or code. The RAM area that may effectively be consumed by the system stack is defined via the STKUN and STKOV pointers. The underflow and overflow traps in this case serve for fatal error detection only.

For the linear stack option all modifiable bits of register SP are used to access the physical stack. Although the stack pointer may cover addresses from  $00^{\circ}F000_{H}$  up to  $00^{\circ}FFFE_{H}$  the (physical) system stack must be located within the internal RAM and therefore may only use the address range  $00^{\circ}F600_{H}$  to  $00^{\circ}FDFE_{H}$ . It is the user's responsibility to restrict the system stack to the internal RAM range.

**Note:** Avoid stack accesses within address range 00'F000<sub>H</sub> to 00'F5FE<sub>H</sub> (ESFR space and reserved area) and within address range 00'FE00<sub>H</sub> and 00'FFFE<sub>H</sub> (SFR space). Otherwise unpredictable results will occur.

#### **User Stacks**

User stacks provide the ability to create task specific data stacks and to off-load data from the system stack. The user may push both bytes and words onto a user stack, but is responsible for using the appropriate instructions when popping data from the specific user stack. No hardware detection of overflow or underflow of a user stack is provided. The following addressing modes allow implementation of user stacks:

[- Rw], Rb or [- Rw], Rw: Pre-decrement Indirect Addressing.

Used to push one byte or word onto a user stack. This mode is only available for MOV instructions and can specify any GPR as the user stack pointer.

Rb, [Rw+] or Rw, [Rw+]: Post-increment Index Register Indirect Addressing.

Used to pop one byte or word from a user stack. This mode is available to most instructions, but only GPRs R0-R3 can be specified as the user stack pointer.

Rb, [Rw+] or Rw, [Rw+]: Post-increment Indirect Addressing.

Used to pop one byte or word from a user stack. This mode is only available for MOV instructions and can specify any GPR as the user stack pointer.

## 17.2 Register Banking

Register banking provides the user with an extremely fast method to switch user context. A single machine cycle instruction saves the old bank and enters a new register bank. Each register bank may assign up to 16 registers. Each register bank should be allocated during coding based on the needs of each task. Once the internal memory has been partitioned into a register bank space, internal stack space and a global internal memory area, each bank pointer is then assigned. Thus, upon entry into a new task, the appropriate bank pointer is used as the operand for the SCXT (switch context) instruction. Upon exit from a task a simple POP instruction to the context pointer (CP) restores the previous task's register bank.

### 17.3 Procedure Call Entry and Exit

To support modular programming a procedure mechanism is provided to allow coding of frequently used portions of code into subroutines. The CALL and RET instructions store and restore the value of the instruction pointer (IP) on the system stack before and after a subroutine is executed.

Procedures may be called conditionally with instructions CALLA or CALLI, or be called unconditionally using instructions CALLR or CALLS.

**Note:** Any data pushed onto the system stack during execution of the subroutine must be popped before the RET instruction is executed.

## **Passing Parameters on the System Stack**

Parameters may be passed via the system stack through PUSH instructions before the subroutine is called, and POP instructions during execution of the subroutine. Base plus offset indirect addressing also permits access to parameters without popping these parameters from the stack during execution of the subroutine. Indirect addressing provides a mechanism of accessing data referenced by data pointers, which are passed to the subroutine.

In addition, two instructions have been implemented to allow one parameter to be passed on the system stack without additional software overhead.

The PCALL (push and call) instruction first pushes the 'reg' operand and the IP contents onto the system stack and then passes control to the subroutine specified by the 'caddr' operand.

When exiting from the subroutine, the RETP (return and pop) instruction first pops the IP and then the 'reg' operand from the system stack and returns to the calling program.

#### **Cross Segment Subroutine Calls**

Calls to subroutines in different segments require the use of the CALLS (call inter-segment subroutine) instruction. This instruction preserves both the CSP (code segment pointer) and IP on the system stack.

Upon return from the subroutine, a RETS (return from inter-segment subroutine) instruction must be used to restore both the CSP and IP. This ensures that the next instruction after the CALLS instruction is fetched from the correct segment.

**Note:** It is possible to use CALLS within the same segment, but still two words of the stack are used to store both the IP and CSP.

#### **Providing Local Registers for Subroutines**

For subroutines which require local storage, the following methods are provided:

**Alternate Bank of Registers:** Upon entry into a subroutine, it is possible to specify a new set of local registers by executing the SCXT (switch context) instruction. This mechanism does not provide a method to recursively call a subroutine.

**Saving and Restoring of Registers:** To provide local registers, the contents of the registers which are required for use by the subroutine can be pushed onto the stack and the previous values be popped before returning to the calling routine. This is the most common technique used today and it does provide a mechanism to support recursive procedures. This method, however, requires two machine cycles per register stored on the system stack (one cycle to PUSH the register, and one to POP the register).

**Use of the System Stack for Local Registers:** It is possible to use the SP and CP to set up local subroutine register frames. This enables subroutines to dynamically allocate local variables as needed within two machine cycles. A local frame is allocated by simply subtracting the number of required local registers from the SP, and then moving the value of the new SP to the CP.

This operation is supported through the SCXT (switch context) instruction with the addressing mode 'reg, mem'. Using this instruction saves the old contents of the CP on the system stack and moves the value of the SP into CP (see example below). Each local register is then accessed as if it was a normal register. Upon exit from the subroutine, first the old CP must be restored by popping it from the stack and then the number of used local registers must be added to the SP to restore the allocated local space back to the system stack.

Note: The system stack is growing downwards, while the register bank is growing upwards.




Figure 17-2 Local Registers

The software to provide the local register bank for the example above is very compact:

After entering the subroutine:

SUB SP, #10D ; Free 5 words in the current system stack

SCXT CP, SP; Set the new register bank pointer

Before exiting the subroutine:

POP CP ; Restore the old register bank

ADD SP, #10D ; Release the 5 word of the current system stack

## 17.4 Table Searching

A number of features have been included to decrease the execution time required to search tables. First, branch delays are eliminated by the branch target cache after the first iteration of the loop. Second, in non-sequentially searched tables, the enhanced performance of the ALU allows more complicated hash algorithms to be processed to obtain better table distribution. For sequentially searched tables, the auto-increment indirect addressing mode and the E (end of table) flag stored in the PSW decrease the number of overhead instructions executed in the loop.

The two examples below illustrate searching ordered tables and non-ordered tables, respectively:

MOV R0, #BASE ;Move table base into R0

LOOP: CMP R1, [R0+] ;Compare target to table entry

JMPR cc\_SGT, LOOP ;Test whether target has not been found

Note: The last entry in the table must be greater than the largest possible target.

MOV R0, #BASE ;Move table base into R0

LOOP: CMP R1, [R0+] ;Compare target to table entry

JMPR cc\_NET, LOOP ;Test whether target is not found AND the end of table...

;...has not been reached.

**Note:** The last entry in the table must be equal to the lowest signed integer (8000 $_{\rm H}$ ).

#### 17.5 Peripheral Control and Interface

All communication between peripherals and the CPU is performed either by PEC transfers to and from internal memory, or by explicitly addressing the SFRs associated with the specific peripherals. After resetting the C165/C163 all peripherals (except the watchdog timer) are disabled and initialized to default values. A desired configuration of a specific peripheral is programmed using MOV instructions of either constants or memory values to specific SFRs. Specific control flags may also be altered via bit instructions.

Once in operation, the peripheral operates autonomously until an end condition is reached at which time it requests a PEC transfer or requests CPU servicing through an interrupt routine. Information may also be polled from peripherals through read accesses to SFRs or bit operations including branch tests on specific control bits in SFRs. To ensure proper allocation of peripherals among multiple tasks, a portion of the internal memory has been made bit addressable to allow user semaphores. Instructions have also been provided to lock out tasks via software by setting or clearing user specific bits and conditionally branching based on these specific bits.

It is recommended that bit fields in control SFRs are updated using the BFLDH and BFLDL instructions or a MOV instruction to avoid undesired intermediate modes of operation which can occur, when BCLR/BSET or AND/OR instruction sequences are used.

## 17.6 Floating Point Support

All floating point operations are performed using software. Standard multiple precision instructions are used to perform calculations on data types that exceed the size of the ALU. Multiple bit rotate and logic instructions allow easy masking and extracting of portions of floating point numbers.

To decrease the time required to perform floating point operations, two hardware features have been implemented in the CPU core. First, the PRIOR instruction aids in normalizing floating point numbers by indicating the position of the first set bit in a GPR. This result can the be used to rotate the floating point result accordingly. The second feature aids in properly rounding the result of normalized floating point numbers through the overflow (V) flag in the PSW. This flag is set when a one is shifted out of the carry bit during shift right operations. The overflow flag and the carry flag are then used to round the floating point result based on the desired rounding algorithm.

#### 17.7 Trap/Interrupt Entry and Exit

Interrupt routines are entered when a requesting interrupt has a priority higher than the current CPU priority level. Traps are entered regardless of the current CPU priority. When either a trap or interrupt routine is entered, the state of the machine is preserved on the system stack and a branch to the appropriate trap/interrupt vector is made.

All trap and interrupt routines require the use of the RETI (return from interrupt) instruction to exit from the called routine. This instruction restores the system state from the system stack and then branches back to the location where the trap or interrupt occurred.

### 17.8 Unseparable Instruction Sequences

The instructions of the C165/C163 are very efficient (most instructions execute in one machine cycle) and even the multiplication and division are interruptable in order to minimize the response latency to interrupt requests (internal and external). In many microcontroller applications this is vital.

Some special occasions, however, require certain code sequences (eg. semaphore handling) to be uninterruptable to function properly. This can be provided by inhibiting interrupts during the respective code sequence by disabling and enabling them before and after the sequence. The necessary overhead may be reduced by means of the ATOMIC instruction which allows locking 1...4 instructions to an unseparable code sequence, during which the interrupt system (standard interrupts and PEC requests) **and Class A Traps** (\overline{NMI}, stack overflow/underflow) are disabled. A **Class B Trap** (illegal opcode, illegal bus access, etc.), however, will interrupt the atomic sequence, since it indicates a severe hardware problem. The interrupt inhibit caused by an ATOMIC instruction gets active immediately, ie. no other instruction will enter the pipeline except the one that follows the ATOMIC instruction, and no interrupt request will be serviced in between. All instructions requiring multiple cycles or hold states are regarded as one instruction in this sense (eg. MUL is one instruction). Any instruction type can be used within an unseparable code sequence.

```
FXAMPLE: ATOMIC #3 ; The following 3 instructions are locked (No NOP required) ; Instruction 1 (no other instr. enters the pipeline!) ; Instruction 2 ; Instruction 3: MUL regarded as one instruction MOV R2, MDL ; Instruction is out of the scope ; of the ATOMIC instruction sequence
```

## 17.9 Overriding the DPP Addressing Mechanism

The standard mechanism to access data locations uses one of the four data page pointers (DPPx), which selects a 16 KByte data page, and a 14-bit offset within this data page. The four DPPs allow immediate access to up to 64 KByte of data. In applications with big data arrays, especially in HLL applications using large memory models, this may require frequent reloading of the DPPs, even for single accesses.

**The EXTP (extend page) instruction** allows switching to an arbitrary data page for 1...4 instructions without having to change the current DPPs.

EXAMPLE: **EXTP** R15, #1 ; The override page number is stored in R15

MOV R0, [R14]; The (14-bit) page offset is stored in R14

MOV R1, [R13]; This instruction uses the standard DPP scheme!

The EXTS (extend segment) instruction allows switching to a 64 KByte segment oriented data access scheme for 1...4 instructions without having to change the current DPPs. In this case all 16 bits of the operand address are used as segment offset, with the segment taken from the EXTS instruction. This greatly simplifies address calculation with continuous data like huge arrays in "C".

EXAMPLE: **EXTS** #15, #1 ; The override seg. is #15 (0F'0000<sub>H</sub>...0F'FFFF<sub>H</sub>)

MOV R0, [R14] ; The (16-bit) segment offset is stored in R14 MOV R1, [R13] ; This instruction uses the standard DPP scheme!

Note: Instructions EXTP and EXTS inhibit interrupts the same way as ATOMIC.

#### Short Addressing in the Extended SFR (ESFR) Space

The short addressing modes of the C165/C163 (REG or BITOFF) implicitly access the SFR space. The additional ESFR space would have to be accessed via long addressing modes (MEM or [Rw]). The EXTR (extend register) instruction redirects accesses in short addressing modes to the ESFR space for 1...4 instructions, so the additional registers can be accessed this way, too.

The EXTPR and EXTSR instructions combine the DPP override mechanism with the redirection to the ESFR space using a single instruction.

**Note:** Instructions EXTR, EXTPR and EXTSR inhibit interrupts the same way as ATOMIC. The switching to the ESFR area and data page overriding is checked by the development tools or handled automatically.

#### **Nested Locked Sequences**

Each of the described extension instruction and the ATOMIC instruction starts an internal "extension counter" counting the effected instructions. When another extension or ATOMIC instruction is contained in the current locked sequence this counter is restarted with the value of the new instruction. This allows the construction of locked sequences longer than 4 instructions.

Note: • Interrupt latencies may be increased when using locked code sequences.

• PEC requests are not serviced during idle mode, if the IDLE instruction is part of a locked sequence.

## 17.10 Handling the Internal ROM

The Mask-ROM or Flash versions of the C165/C163 may provide and control a 32 KByte internal ROM area that may store code as well as data. Access to this internal ROM area is controlled during the reset configuration and via software. The ROM area may be mapped to segment 0, to segment 1 or may be disabled at all.

**Note:** The internal ROM area always occupies an address area of 32 KByte, even if the implemented mask ROM or Flash memory is smaller than that (eg. 8 KByte).

## **ROM Configuration during Reset**

The control input pin  $\overline{EA}$  (External Access) enables the user to define the address area from which the first instructions after reset are fetched. When  $\overline{EA}$  is low ('0') during reset, the internal ROM area is disabled and the first instructions are fetched from external memory. When  $\overline{EA}$  is high ('1') during reset, the internal ROM area is globally enabled and the first instructions are fetched from the internal ROM.

Note: Be sure not to select internal ROM access after reset on ROMless devices.

#### Mapping the Internal ROM Area

After reset the internal ROM area is mapped into segment 0, the "system segment"  $(00^{\circ}0000_{H}...00^{\circ}7FFF_{H})$  as a default. This is necessary to allow the first instructions to be fetched from locations  $00^{\circ}0000_{H}$  ff. The ROM area may be mapped to segment 1  $(01^{\circ}0000_{H}...01^{\circ}7FFF_{H})$  by setting bit ROMS1 in register SYSCON. The internal ROM may now be accessed through the lower half of segment 1, while accesses to segment 0 will now be made to external memory. This adds flexibility to the system software. The interrupt/trap vector table, which uses locations  $00^{\circ}0000_{H}$  through  $00^{\circ}01FF_{H}$ , is now part of the external memory and may therefore be modified, ie. the system software may now change interrupt/trap handlers according to the current condition of the system. The internal ROM can still be used for fixed software routines like IO drivers, math libraries, application specific invariant routines, tables, etc. This combines the advantage of an integrated non-volatile memory with the advantage of a flexible, adaptable software system.

## **Enabling and Disabling the Internal ROM Area After Reset**

If the internal ROM does not contain an appropriate startup code, the system may be booted from external memory, while the internal ROM is enabled afterwards to provide access to library routines, tables, etc.

If the internal ROM only contains the startup code and/or test software, the system may be booted from internal ROM, which may then be disabled, after the software has switched to executing from (eg.) external memory, in order to free the address space occupied by the internal ROM area, which is now unnecessary.

## 17.11 Pits, Traps and Mines

Although handling the internal ROM provides powerful means to enhance the overall performance and flexibility of a system, extreme care must be taken in order to avoid a system crash. Instruction memory is the most crucial resource for the C165/C163 and it must be made sure that it never runs out of it. The following precautions help to take advantage of the methods mentioned above without jeopardizing system security.

**Internal ROM access after reset:** When the first instructions are to be fetched from internal ROM (EA='1'), the device must contain ROM memory, and the ROM must contain a valid reset vector and valid code at its destination.

**Mapping the internal ROM to segment 1:** Due to instruction pipelining, any new ROM mapping will at the earliest become valid for the second instruction after the instruction which has changed the ROM mapping. To enable accesses to the ROM after mapping a branch to the newly selected ROM area (JMPS) and reloading of all data page pointers is required.

This also applies to re-mapping the internal ROM to segment 0.

**Enabling the internal ROM after reset:** When enabling the internal ROM after having booted the system from external memory, note that the C165/C163 will then access the internal ROM using the current segment offset, rather than accessing external memory.

**Disabling the internal ROM after reset:** When disabling the internal ROM after having booted the system from there, note that the C165/C163 will not access external memory before a jump to segment 0 (in this case) is executed.

#### **General Rules**

When mapping the ROM no instruction or data accesses should be made to the internal ROM, otherwise unpredictable results may occur.

To avoid these problems, the instructions that configure the internal ROM should be executed from external memory or from the internal RAM.

Whenever the internal ROM is disabled, enabled or remapped the DPPs must be explicitly (re)loaded to enable correct data accesses to the internal ROM and/or external memory.

## 18 The Register Set


This section summarizes all registers, which are implemented in the C165/C163 and explains the description format which is used in the chapters describing the function and layout of the SFRs. For easy reference the registers are ordered according to two different keys (except for GPRs):

- Ordered by address, to check which register a given address references,
- Ordered by register name, to find the location of a specific register.

## **Register Description Format**


In the respective chapters the function and the layout of the SFRs is described in a specific format which provides a number of details about the described special function register. The example below shows how to interpret these details.

A word register looks like this:



Bit	Function
bit(field)name	Explanation of bit(field)name
	Description of the functions controlled by this bit(field).

A byte register looks like this:



#### **Elements:**

REG NAME Name of this register

A16 / A8 Long 16-bit address / Short 8-bit address

SFR/ESFR/XRegRegister space (SFR, ESFR or External/XBUS Register)

(\* \*) \* \* Register contents after reset

**0/1**: defined value, 'X': undefined, 'U': unchanged (undefined ('X') after power up)

hwbit Bits that are set/cleared by hardware are marked with a shaded access box

## 18.1 CPU General Purpose Registers (GPRs)

The GPRs form the register bank that the CPU works with. This register bank may be located anywhere within the internal RAM via the Context Pointer (CP). Due to the addressing mechanism, GPR banks can only reside within the internal RAM. All GPRs are bit-addressable.

Name	Physical Address	8-Bit Address	Description	Reset Value
R0	(CP) + 0	F0 <sub>H</sub>	CPU General Purpose (Word) Register R0	UUUU <sub>H</sub>
R1	(CP) + 2	F1 <sub>H</sub>	CPU General Purpose (Word) Register R1	UUUU <sub>H</sub>
R2	(CP) + 4	F2 <sub>H</sub>	CPU General Purpose (Word) Register R2	UUUU <sub>H</sub>
R3	(CP) + 6	F3 <sub>H</sub>	CPU General Purpose (Word) Register R3	UUUU <sub>H</sub>
R4	(CP) + 8	F4 <sub>H</sub>	CPU General Purpose (Word) Register R4	UUUU <sub>H</sub>
R5	(CP) + 10	F5 <sub>H</sub>	CPU General Purpose (Word) Register R5	UUUU <sub>H</sub>
R6	(CP) + 12	F6 <sub>H</sub>	CPU General Purpose (Word) Register R6	UUUU <sub>H</sub>
R7	(CP) + 14	F7 <sub>H</sub>	CPU General Purpose (Word) Register R7	UUUU <sub>H</sub>
R8	(CP) + F8 <sub>H</sub> CPU General Purpose (Word) Register R8		UUUU <sub>H</sub>	
R9	(CP) + 18			UUUU <sub>H</sub>
R10	(CP) + 20	FA <sub>H</sub>	CPU General Purpose (Word) Register R10	UUUU <sub>H</sub>
R11	(CP) + 22	FB <sub>H</sub>	CPU General Purpose (Word) Register R11	UUUU <sub>H</sub>
R12	(CP) + 24	FC <sub>H</sub>	CPU General Purpose (Word) Register R12	UUUU <sub>H</sub>
R13	(CP) + 26	FD <sub>H</sub>	CPU General Purpose (Word) Register R13	
R14	(CP) + 28	FE <sub>H</sub>	CPU General Purpose (Word) Register R14	UUUU <sub>H</sub>
R15	(CP) + 30	FF <sub>H</sub>	CPU General Purpose (Word) Register R15	UUUU <sub>H</sub>

The first 8 GPRs (R7...R0) may also be accessed bytewise. Other than with SFRs, writing to a GPR byte does not affect the other byte of the respective GPR.

The respective halves of the byte-accessible registers receive special names:

Name	Physical Address	8-Bit Address	Description	Reset Value
RL0	(CP) + 0	F0 <sub>H</sub>	CPU General Purpose (Byte) Register RL0	UU <sub>H</sub>
RH0	(CP) + 1	F1 <sub>H</sub>	CPU General Purpose (Byte) Register RH0	UU <sub>H</sub>
RL1	(CP) + 2	F2 <sub>H</sub>	CPU General Purpose (Byte) Register RL1	UU <sub>H</sub>
RH1	(CP) + 3	F3 <sub>H</sub>	CPU General Purpose (Byte) Register RH1	UU <sub>H</sub>
RL2	(CP) + 4	F4 <sub>H</sub>	CPU General Purpose (Byte) Register RL2	UU <sub>H</sub>
RH2	(CP) + 5 F5 <sub>H</sub> CPU General Purpose (Byte) Register RH2		UU <sub>H</sub>	
RL3	(CP) + 6 F6 <sub>H</sub> CPU General Purpose (Byte) Register RL3		UU <sub>H</sub>	
RH3	(CP) + 7 F7 <sub>H</sub> CPU General Purpose (Byte) Register RH3		UU <sub>H</sub>	
RL4	(CP) + 8 F8 <sub>H</sub> CPU General Purpose (Byte) Register RL4		UU <sub>H</sub>	
RH4	(CP) + 9	(CP) + 9 F9 <sub>H</sub> CPU General Purpose (Byte) Register RH4		UU <sub>H</sub>
RL5	(CP) + FA <sub>H</sub> CPU General Purpose (Byte) Registred 10		CPU General Purpose (Byte) Register RL5	UU <sub>H</sub>
RH5	(CP) + 11	FB <sub>H</sub>	CPU General Purpose (Byte) Register RH5	UU <sub>H</sub>
RL6	(CP) + 12	FC <sub>H</sub>	CPU General Purpose (Byte) Register RL6	UU <sub>H</sub>
RH6	(CP) + 13	FD <sub>H</sub>	CPU General Purpose (Byte) Register RH6	UU <sub>H</sub>
RL7	(CP) + 14	FE <sub>H</sub>	CPU General Purpose (Byte) Register RL7	
RH7	(CP) + 14	FF <sub>H</sub>	CPU General Purpose (Byte) Register RH7	UU <sub>H</sub>

## 18.2 Special Function Registers ordered by Name

The following table lists all SFRs which are implemented in the C165/C163 in alphabetical order. **Bit-addressable** SFRs are marked with the letter "**b**" in column "Name".

SFRs within the **Extended SFR-Space** (ESFRs) are marked with the letter "**E**" in column "Physical Address". Registers within on-chip X-Peripherals (SSP) are marked with the letter "**X**" in column "Physical Address".

Registers which are unique to the C165 or the C163 are marked in column "Description".

Name		Physical Address	8-Bit Address	Description	Reset Value
ADDRSEL1		FE18 <sub>H</sub>	0C <sub>H</sub>	Address Select Register 1	0000 <sub>H</sub>
ADDRSEL2	2	FE1A <sub>H</sub>	0D <sub>H</sub>	Address Select Register 2	0000 <sub>H</sub>
ADDRSEL3	3	FE1C <sub>H</sub>	0E <sub>H</sub>	Address Select Register 3	0000 <sub>H</sub>
ADDRSEL4	ļ	FE1E <sub>H</sub>	0F <sub>H</sub>	Address Select Register 4	0000 <sub>H</sub>
BUSCON0	b	FF0C <sub>H</sub>	86 <sub>H</sub>	Bus Configuration Register 0	0000 <sub>H</sub>
BUSCON1	b	FF14 <sub>H</sub>	8A <sub>H</sub>	Bus Configuration Register 1	0000 <sub>H</sub>
BUSCON2	b	FF16 <sub>H</sub>	8B <sub>H</sub>	Bus Configuration Register 2	0000 <sub>H</sub>
BUSCON3	b	FF18 <sub>H</sub>	8C <sub>H</sub>	Bus Configuration Register 3	0000 <sub>H</sub>
BUSCON4	b	FF1A <sub>H</sub>	8D <sub>H</sub>	Bus Configuration Register 4	0000 <sub>H</sub>
CAPREL		FE4A <sub>H</sub>	25 <sub>H</sub>	GPT2 Capture/Reload Register	0000 <sub>H</sub>
CC8IC	b	FF88 <sub>H</sub>	C4 <sub>H</sub>	External Interrupt 0 Control Register	0000 <sub>H</sub>
CC9IC	b	FF8A <sub>H</sub>	C5 <sub>H</sub>	External Interrupt 1 Control Register	0000 <sub>H</sub>
CC10IC	b	FF8C <sub>H</sub>	C6 <sub>H</sub>	External Interrupt 2 Control Register	0000 <sub>H</sub>
CC11IC	þ	FF8E <sub>H</sub>	C7 <sub>H</sub>	External Interrupt 3 Control Register	0000 <sub>H</sub>
CC12IC	b	FF90 <sub>H</sub>	C8 <sub>H</sub>	External Interrupt 4 Control Register	0000 <sub>H</sub>
CC13IC	b	FF92 <sub>H</sub>	C9 <sub>H</sub>	External Interrupt 5 Control Register	0000 <sub>H</sub>
CC14IC	b	FF94 <sub>H</sub>	CA <sub>H</sub>	External Interrupt 6 Control Register	0000 <sub>H</sub>
CC15IC	b	FF96 <sub>H</sub>	CB <sub>H</sub>	External Interrupt 7 Control Register	0000 <sub>H</sub>
CC29IC	b	F184 <sub>H</sub> <b>E</b>	C2 <sub>H</sub>	Software Node Interrupt Control Register	0000 <sub>H</sub>
CC30IC	b	F18C <sub>H</sub> <b>E</b>	C6 <sub>H</sub>	Software Node Interrupt Control Register	0000 <sub>H</sub>
CC31IC	b	F194 <sub>H</sub> <b>E</b>	CA <sub>H</sub>	Software Node Interrupt Control Register	0000 <sub>H</sub>
СР		FE10 <sub>H</sub>	08 <sub>H</sub>	CPU Context Pointer Register	FC00 <sub>H</sub>
CRIC	b	FF6A <sub>H</sub>	B5 <sub>H</sub>	GPT2 CAPREL Interrupt Control Register	0000 <sub>H</sub>
CSP		FE08 <sub>H</sub>	04 <sub>H</sub>	CPU Code Segment Pointer Register (8 bits, not directly writeable)	0000 <sub>H</sub>
DP0L	b	F100 <sub>H</sub> <b>E</b>	80 <sub>H</sub>	P0L Direction Control Register	00 <sub>H</sub>

# **SIEMENS**

Name		Physical Address	8-Bit Address	Description	Reset Value
DP0H	b	F102 <sub>H</sub> <b>E</b>	81 <sub>H</sub>	P0H Direction Control Register	00 <sub>H</sub>
DP1L	b	F104 <sub>H</sub> <b>E</b>	82 <sub>H</sub>	P1L Direction Control Register	00 <sub>H</sub>
DP1H	b	F106 <sub>H</sub> <b>E</b>	83 <sub>H</sub>	P1H Direction Control Register	00 <sub>H</sub>
DP2	b	FFC2 <sub>H</sub>	E1 <sub>H</sub>	Port 2 Direction Control Register	0000 <sub>H</sub>
DP3	b	FFC6 <sub>H</sub>	E3 <sub>H</sub>	Port 3 Direction Control Register	0000 <sub>H</sub>
DP4	b	FFCA <sub>H</sub>	E5 <sub>H</sub>	Port 4 Direction Control Register	00 <sub>H</sub>
DP6	b	FFCE <sub>H</sub>	E7 <sub>H</sub>	Port 6 Direction Control Register	00 <sub>H</sub>
DPP0		FE00 <sub>H</sub>	00 <sub>H</sub>	CPU Data Page Pointer 0 Register (10 bits)	0000 <sub>H</sub>
DPP1		FE02 <sub>H</sub>	01 <sub>H</sub>	CPU Data Page Pointer 1 Register (10 bits)	0001 <sub>H</sub>
DPP2		FE04 <sub>H</sub>	02 <sub>H</sub>	CPU Data Page Pointer 2 Register (10 bits)	0002 <sub>H</sub>
DPP3		FE06 <sub>H</sub>	03 <sub>H</sub>	CPU Data Page Pointer 3 Register (10 bits)	0003 <sub>H</sub>
EXICON	b	F1C0 <sub>H</sub> <b>E</b>	E0 <sub>H</sub>	External Interrupt Control Register	0000 <sub>H</sub>
MDC	b	FF0E <sub>H</sub>	87 <sub>H</sub>	CPU Multiply Divide Control Register	0000 <sub>H</sub>
MDH		FE0C <sub>H</sub>	06 <sub>H</sub>	CPU Multiply Divide Register – High Word	0000 <sub>H</sub>
MDL		FE0E <sub>H</sub>	07 <sub>H</sub> CPU Multiply Divide Register – Low Word		0000 <sub>H</sub>
ODP2	b	F1C2 <sub>H</sub> <b>E</b>	E1 <sub>H</sub>	Port 2 Open Drain Control Register	0000 <sub>H</sub>
ODP3	b	F1C6 <sub>H</sub> <b>E</b>	E3 <sub>H</sub>	Port 3 Open Drain Control Register	0000 <sub>H</sub>
ODP6	b	F1CE <sub>H</sub> <b>E</b>	E7 <sub>H</sub>	Port 6 Open Drain Control Register	00 <sub>H</sub>
ONES	b	FF1E <sub>H</sub>	8F <sub>H</sub>	Constant Value 1's Register (read only)	FFFF <sub>H</sub>
P0L	b	FF00 <sub>H</sub>	80 <sub>H</sub>	Port 0 Low Register (Lower half of PORT0)	00 <sub>H</sub>
P0H	b	FF02 <sub>H</sub>	81 <sub>H</sub>	Port 0 High Register (Upper half of PORT0)	00 <sub>H</sub>
P1L	b	FF04 <sub>H</sub>	82 <sub>H</sub>	Port 1 Low Register (Lower half of PORT1)	00 <sub>H</sub>
P1H	b	FF06 <sub>H</sub>	83 <sub>H</sub>	Port 1 High Register (Upper half of PORT1)	00 <sub>H</sub>
P2	b	FFC0 <sub>H</sub>	E0 <sub>H</sub>	Port 2 Register	0000 <sub>H</sub>
P3	b	FFC4 <sub>H</sub>	E2 <sub>H</sub>	Port 3 Register	0000 <sub>H</sub>
P4	b	FFC8 <sub>H</sub>	E4 <sub>H</sub>	Port 4 Register (8 bits)	00 <sub>H</sub>
P5	b	FFA2 <sub>H</sub>	D1 <sub>H</sub>	Port 5 Register (read only)	XXXX <sub>H</sub>
P6	b	FFCC <sub>H</sub>	E6 <sub>H</sub>	Port 6 Register (8 bits)	00 <sub>H</sub>
PECC0		FEC0 <sub>H</sub>	60 <sub>H</sub>	PEC Channel 0 Control Register	0000 <sub>H</sub>
PECC1	<b>C1</b> FEC2 <sub>H</sub> 61		61 <sub>H</sub>	PEC Channel 1 Control Register	0000 <sub>H</sub>
PECC2		FEC4 <sub>H</sub>	62 <sub>H</sub>	PEC Channel 2 Control Register	0000 <sub>H</sub>
PECC3		FEC6 <sub>H</sub>	63 <sub>H</sub>	PEC Channel 3 Control Register	0000 <sub>H</sub>
PECC4		FEC8 <sub>H</sub>	64 <sub>H</sub>	PEC Channel 4 Control Register	0000 <sub>H</sub>

# **SIEMENS**

Name	me Physical 8-Bit Description Address Address				Reset Value			
PECC5		FECA <sub>H</sub>		65 <sub>H</sub>	PEC Channel 5 Control Register	0000 <sub>H</sub>		
PECC6		FECC <sub>H</sub>		66 <sub>H</sub>	PEC Channel 6 Control Register	0000 <sub>H</sub>		
PECC7		FECE <sub>H</sub>		67 <sub>H</sub>	PEC Channel 7 Control Register	0000 <sub>H</sub>		
PSW	b	FF10 <sub>H</sub>		88 <sub>H</sub>	CPU Program Status Word	0000 <sub>H</sub>		
RP0H	b	F108 <sub>H</sub>	E	84 <sub>H</sub>	System Startup Configuration Register (Rd. only)	XX <sub>H</sub>		
S0BG		FEB4 <sub>H</sub>		5A <sub>H</sub>	Serial Channel 0 Baud Rate Generator Reload Register	0000 <sub>H</sub>		
SOCON	b	FFB0 <sub>H</sub>		D8 <sub>H</sub>	Serial Channel 0 Control Register	0000 <sub>H</sub>		
S0EIC	b	FF70 <sub>H</sub>		B8 <sub>H</sub>	Serial Channel 0 Error Interrupt Control Register	0000 <sub>H</sub>		
S0RBUF		FEB2 <sub>H</sub>		59 <sub>H</sub>	Serial Channel 0 Receive Buffer Register (read only)			
SORIC	b	FF6E <sub>H</sub>		B7 <sub>H</sub>	Serial Channel 0 Receive Interrupt Control Register			
SOTBIC	b	F19C <sub>H</sub>	Е	CEH	Serial Channel 0 Transmit Buffer Interrupt Control Register			
S0TBUF		FEB0 <sub>H</sub>		58 <sub>H</sub>	Serial Channel 0 Transmit Buffer Register (write only)			
SOTIC	b	FF6C <sub>H</sub>		B6 <sub>H</sub>	Serial Channel 0 Transmit Interrupt Control Register			
SP		FE12 <sub>H</sub>		09 <sub>H</sub>	CPU System Stack Pointer Register	FC00 <sub>H</sub>		
SSCBR		F0B4 <sub>H</sub>	Ε	5A <sub>H</sub>	SSC Baudrate Register C165	0000 <sub>H</sub>		
SSCCON	b	FFB2 <sub>H</sub>		D9 <sub>H</sub>	SSC Control Register C165	0000 <sub>H</sub>		
SSCEIC	b	FF76 <sub>H</sub>		BB <sub>H</sub>	SSC Error Interrupt Control Register C165	0000 <sub>H</sub>		
SSCRB		F0B2 <sub>H</sub>	Ε	59 <sub>H</sub>	SSC Receive Buffer (read only) C165	XXXX <sub>H</sub>		
SSCRIC	b	FF74 <sub>H</sub>		BA <sub>H</sub>	SSC Receive Interrupt Control Register C165	0000 <sub>H</sub>		
SSCTB		F0B0 <sub>H</sub>	Ε	58 <sub>H</sub>	SSC Transmit Buffer (write only) C165	0000 <sub>H</sub>		
SSCTIC	b	FF72 <sub>H</sub>		B9 <sub>H</sub>	SSC Transmit Interrupt Control Register C165	0000 <sub>H</sub>		
SSPCON0		EF00 <sub>H</sub>	X		SSP Control Register 0 C163	0000 <sub>H</sub>		
SSPCON1		EF02 <sub>H</sub>	X		SSP Control Register 1 C163	0000 <sub>H</sub>		
SSPRTB		EF04 <sub>H</sub>	X		SSP Receive/Transmit Buffer C163	XXXX <sub>H</sub>		
SSPTBH		EF06 <sub>H</sub>	X		SSP Transmit Buffer High C163			
STKOV		FE14 <sub>H</sub>		0A <sub>H</sub>	CPU Stack Overflow Pointer Register	FA00 <sub>H</sub>		
STKUN		FE16 <sub>H</sub>		0B <sub>H</sub>	CPU Stack Underflow Pointer Register	FC00 <sub>H</sub>		
SYSCON	b	FF12 <sub>H</sub>		89 <sub>H</sub>	CPU System Configuration Register	0XX0 <sub>H</sub> <sup>1)</sup>		

Name		Physical Address	8-Bit Address	Description	Reset Value
T2		FE40 <sub>H</sub>	20 <sub>H</sub>	GPT1 Timer 2 Register	0000 <sub>H</sub>
T2CON	b	FF40 <sub>H</sub>	A0 <sub>H</sub>	GPT1 Timer 2 Control Register	0000 <sub>H</sub>
T2IC	b	FF60 <sub>H</sub>	B0 <sub>H</sub>	GPT1 Timer 2 Interrupt Control Register	0000 <sub>H</sub>
T3		FE42 <sub>H</sub>	21 <sub>H</sub>	GPT1 Timer 3 Register	0000 <sub>H</sub>
T3CON	b	FF42 <sub>H</sub>	A1 <sub>H</sub>	GPT1 Timer 3 Control Register	0000 <sub>H</sub>
T3IC	þ	FF62 <sub>H</sub>	B1 <sub>H</sub>	GPT1 Timer 3 Interrupt Control Register	0000 <sub>H</sub>
T4		FE44 <sub>H</sub>	22 <sub>H</sub>	GPT1 Timer 4 Register	0000 <sub>H</sub>
T4CON	b	FF44 <sub>H</sub>	A2 <sub>H</sub>	GPT1 Timer 4 Control Register	0000 <sub>H</sub>
T4IC	b	FF64 <sub>H</sub>	B2 <sub>H</sub>	GPT1 Timer 4 Interrupt Control Register	0000 <sub>H</sub>
T5		FE46 <sub>H</sub>	23 <sub>H</sub>	GPT2 Timer 5 Register	0000 <sub>H</sub>
T5CON	b	FF46 <sub>H</sub>	A3 <sub>H</sub>	GPT2 Timer 5 Control Register	0000 <sub>H</sub>
T5IC	b	FF66 <sub>H</sub>	B3 <sub>H</sub>	GPT2 Timer 5 Interrupt Control Register	0000 <sub>H</sub>
T6		FE48 <sub>H</sub>	24 <sub>H</sub>	GPT2 Timer 6 Register	0000 <sub>H</sub>
T6CON	b	FF48 <sub>H</sub>	A4 <sub>H</sub>	GPT2 Timer 6 Control Register	0000 <sub>H</sub>
T6IC	b	FF68 <sub>H</sub>	B4 <sub>H</sub>	GPT2 Timer 6 Interrupt Control Register	0000 <sub>H</sub>
TFR	b	$FFAC_H$	D6 <sub>H</sub>	Trap Flag Register	0000 <sub>H</sub>
WDT		FEAE <sub>H</sub>	57 <sub>H</sub>	Watchdog Timer Register (read only)	0000 <sub>H</sub>
WDTCON	þ	FFAE <sub>H</sub>	D7 <sub>H</sub>	Watchdog Timer Control Register	000X <sub>H</sub> <sup>2)</sup>
XP0IC	b	F186 <sub>H</sub> <b>E</b>	C3 <sub>H</sub>	X-Peripheral 0 Interrupt Control Register	0000 <sub>H</sub>
XP1IC	þ	F18E <sub>H</sub> <b>E</b>	C7 <sub>H</sub>	X-Peripheral 1 Interrupt Control Register	0000 <sub>H</sub>
XP2IC	b	F196 <sub>H</sub> <b>E</b>	CB <sub>H</sub>	X-Peripheral 2 Interrupt Control Register	0000 <sub>H</sub>
XP3IC	b	F19E <sub>H</sub> <b>E</b>	CF <sub>H</sub>	X-Peripheral 3 Interrupt Control Register	0000 <sub>H</sub>
ZEROS	b	FF1C <sub>H</sub>	8E <sub>H</sub>	Constant Value 0's Register (read only)	0000 <sub>H</sub>

## Note:

<sup>&</sup>lt;sup>1)</sup> The system configuration is selected during reset.

<sup>&</sup>lt;sup>2)</sup> Bit WDTR indicates a watchdog timer triggered reset.

## 18.3 Registers ordered by Address

The following table lists all SFRs which are implemented in the C165/C163 ordered by their physical address. **Bit-addressable** SFRs are marked with the letter "**b**" in column "Name".

SFRs within the **Extended SFR-Space** (ESFRs) are marked with the letter "**E**" in column "Physical Address". Registers within on-chip X-Peripherals (SSP) are marked with the letter "**X**" in column "Physical Address".

Registers which are unique to the C165 or the C163 are marked in column "Description".

Name	Physical Address	8-Bit Address	Description	Reset Value
SSPCON0	EF00 <sub>H</sub> X		SSP Control Register 0 C163	0000 <sub>H</sub>
SSPCON1	EF02 <sub>H</sub> X		SSP Control Register 1 C163	0000 <sub>H</sub>
SSPRTB	EF04 <sub>H</sub> X		SSP Receive/Transmit Buffer C163	XXXX <sub>H</sub>
SSPTBH	EF06 <sub>H</sub> X		SSP Transmit Buffer High C163	XXXX <sub>H</sub>
SSCTB	F0B0 <sub>H</sub> <b>E</b>	58 <sub>H</sub>	SSC Transmit Buffer (write only) C165	0000 <sub>H</sub>
SSCRB	F0B2 <sub>H</sub> <b>E</b>	59 <sub>H</sub>	SSC Receive Buffer (read only) C165	XXXX <sub>H</sub>
SSCBR	F0B4 <sub>H</sub> <b>E</b>	5A <sub>H</sub>	SSC Baudrate Register C165	0000 <sub>H</sub>
DP0L b	F100 <sub>H</sub> <b>E</b>	80 <sub>H</sub>	P0L Direction Control Register	00 <sub>H</sub>
DP0H b	F102 <sub>H</sub> <b>E</b>	81 <sub>H</sub>	P0H Direction Control Register	00 <sub>H</sub>
DP1L b	F104 <sub>H</sub> <b>E</b>	82 <sub>H</sub>	P1L Direction Control Register	00 <sub>H</sub>
DP1H b	F106 <sub>H</sub> <b>E</b>	83 <sub>H</sub>	P1H Direction Control Register	00 <sub>H</sub>
RP0H b	F108 <sub>H</sub> <b>E</b>	84 <sub>H</sub>	System Startup Configuration Register (Rd. only)	XX <sub>H</sub>
CC29IC b	F184 <sub>H</sub> <b>E</b>	C2 <sub>H</sub>	Software Node Interrupt Control Register	0000 <sub>H</sub>
XP0IC b	F186 <sub>H</sub> <b>E</b>	C3 <sub>H</sub>	X-Peripheral 0 Interrupt Control Register	0000 <sub>H</sub>
CC30IC b	F18C <sub>H</sub> <b>E</b>	C6 <sub>H</sub>	Software Node Interrupt Control Register	0000 <sub>H</sub>
XP1IC b	F18E <sub>H</sub> <b>E</b>	C7 <sub>H</sub>	X-Peripheral 1 Interrupt Control Register	0000 <sub>H</sub>
CC31IC b	F194 <sub>H</sub> <b>E</b>	CA <sub>H</sub>	Software Node Interrupt Control Register	0000 <sub>H</sub>
XP2IC b	F196 <sub>H</sub> <b>E</b>	CB <sub>H</sub>	X-Peripheral 2 Interrupt Control Register	0000 <sub>H</sub>
S0TBIC b	F19C <sub>H</sub> <b>E</b>	CE <sub>H</sub>	Serial Channel 0 Transmit Buffer Interrupt Control Register	0000 <sub>H</sub>
XP3IC b	F19E <sub>H</sub> <b>E</b>	CF <sub>H</sub>	X-Peripheral 3 Interrupt Control Register	0000 <sub>H</sub>
EXICON b	F1C0 <sub>H</sub> <b>E</b>	E0 <sub>H</sub>	External Interrupt Control Register	0000 <sub>H</sub>
ODP2 b	F1C2 <sub>H</sub> <b>E</b>	E1 <sub>H</sub>	Port 2 Open Drain Control Register	0000 <sub>H</sub>
ODP3 b	F1C6 <sub>H</sub> <b>E</b>	E3 <sub>H</sub>	Port 3 Open Drain Control Register	0000 <sub>H</sub>
ODP6 b	F1CE <sub>H</sub> <b>E</b>	E7 <sub>H</sub>	Port 6 Open Drain Control Register	00 <sub>H</sub>
DPP0	FE00 <sub>H</sub>	00 <sub>H</sub>	CPU Data Page Pointer 0 Register (10 bits)	0000 <sub>H</sub>

# **SIEMENS**

Name	Physical Address	8-Bit Address	Description	Reset Value
DPP1	FE02 <sub>H</sub>	01 <sub>H</sub>	CPU Data Page Pointer 1 Register (10 bits)	0001 <sub>H</sub>
DPP2	FE04 <sub>H</sub>	02 <sub>H</sub>	CPU Data Page Pointer 2 Register (10 bits)	0002 <sub>H</sub>
DPP3	FE06 <sub>H</sub>	03 <sub>H</sub>	CPU Data Page Pointer 3 Register (10 bits)	0003 <sub>H</sub>
CSP	FE08 <sub>H</sub>	04 <sub>H</sub>	CPU Code Segment Pointer Register (8 bits, not directly writeable)	0000 <sub>H</sub>
MDH	FE0C <sub>H</sub>	06 <sub>H</sub>	CPU Multiply Divide Register – High Word	
MDL	FE0E <sub>H</sub>	07 <sub>H</sub>	CPU Multiply Divide Register – Low Word	0000 <sub>H</sub>
СР	FE10 <sub>H</sub>	08 <sub>H</sub>	CPU Context Pointer Register	FC00 <sub>H</sub>
SP	FE12 <sub>H</sub>	09 <sub>H</sub>	CPU System Stack Pointer Register	FC00 <sub>H</sub>
STKOV	FE14 <sub>H</sub>	0A <sub>H</sub>	CPU Stack Overflow Pointer Register	FA00 <sub>H</sub>
STKUN	FE16 <sub>H</sub>	0B <sub>H</sub>	CPU Stack Underflow Pointer Register	FC00 <sub>H</sub>
ADDRSEL1	FE18 <sub>H</sub>	0C <sub>H</sub>	Address Select Register 1	0000 <sub>H</sub>
ADDRSEL2	FE1A <sub>H</sub>	0D <sub>H</sub>	Address Select Register 2	0000 <sub>H</sub>
ADDRSEL3	FE1C <sub>H</sub>	0E <sub>H</sub>	Address Select Register 3	0000 <sub>H</sub>
ADDRSEL4	FE1E <sub>H</sub>	0F <sub>H</sub>	Address Select Register 4	0000 <sub>H</sub>
T2	FE40 <sub>H</sub>	20 <sub>H</sub>	GPT1 Timer 2 Register	0000 <sub>H</sub>
T3	FE42 <sub>H</sub>	21 <sub>H</sub>	GPT1 Timer 3 Register	0000 <sub>H</sub>
T4	FE44 <sub>H</sub>	22 <sub>H</sub>	GPT1 Timer 4 Register	0000 <sub>H</sub>
T5	FE46 <sub>H</sub>	23 <sub>H</sub>	GPT2 Timer 5 Register	0000 <sub>H</sub>
T6	FE48 <sub>H</sub>	24 <sub>H</sub>	GPT2 Timer 6 Register	0000 <sub>H</sub>
CAPREL	FE4A <sub>H</sub>	25 <sub>H</sub>	GPT2 Capture/Reload Register	0000 <sub>H</sub>
WDT	FEAE <sub>H</sub>	57 <sub>H</sub>	Watchdog Timer Register (read only)	0000 <sub>H</sub>
S0TBUF	FEB0 <sub>H</sub>	58 <sub>H</sub>	Serial Channel 0 Transmit Buffer Register (write only)	0000 <sub>H</sub>
S0RBUF	FEB2 <sub>H</sub>	59 <sub>H</sub>	Serial Channel 0 Receive Buffer Register (read only)	XXXX <sub>H</sub>
S0BG	FEB4 <sub>H</sub>	5A <sub>H</sub>	Serial Channel 0 Baud Rate Generator Reload Register	0000 <sub>H</sub>
PECC0	FEC0 <sub>H</sub>	60 <sub>H</sub>	PEC Channel 0 Control Register	0000 <sub>H</sub>
PECC1	FEC2 <sub>H</sub>	61 <sub>H</sub>	PEC Channel 1 Control Register	0000 <sub>H</sub>
PECC2	FEC4 <sub>H</sub>	62 <sub>H</sub>	PEC Channel 2 Control Register	
PECC3	FEC6 <sub>H</sub>	63 <sub>H</sub>	PEC Channel 3 Control Register	
PECC4	FEC8 <sub>H</sub>	64 <sub>H</sub>	PEC Channel 4 Control Register	0000 <sub>H</sub>
PECC5	FECA <sub>H</sub>	65 <sub>H</sub>	PEC Channel 5 Control Register	0000 <sub>H</sub>

# **SIEMENS**

		Physical Address	8-Bit Address	Description	Reset Value		
PECC6		FECC <sub>H</sub>	66 <sub>H</sub>	PEC Channel 6 Control Register	0000 <sub>H</sub>		
PECC7		FECE <sub>H</sub>	67 <sub>H</sub>	PEC Channel 7 Control Register	0000 <sub>H</sub>		
P0L	b	FF00 <sub>H</sub>	80 <sub>H</sub>	Port 0 Low Register (Lower half of PORT0)	00 <sub>H</sub>		
P0H	b	FF02 <sub>H</sub>	81 <sub>H</sub>	Port 0 High Register (Upper half of PORT0)	00 <sub>H</sub>		
P1L	b	FF04 <sub>H</sub>	82 <sub>H</sub>	Port 1 Low Register (Lower half of PORT1)	00 <sub>H</sub>		
P1H	b	FF06 <sub>H</sub>	83 <sub>H</sub>	Port 1 High Register (Upper half of PORT1)			
BUSCON0	b	FF0C <sub>H</sub>	86 <sub>H</sub> Bus Configuration Register 0		0000 <sub>H</sub>		
MDC	b	FF0E <sub>H</sub>	87 <sub>H</sub>	CPU Multiply Divide Control Register	0000 <sub>H</sub>		
PSW	b	FF10 <sub>H</sub>	88 <sub>H</sub>	CPU Program Status Word	0000 <sub>H</sub>		
SYSCON	b	FF12 <sub>H</sub>	89 <sub>H</sub>	CPU System Configuration Register	0XX0 <sub>H</sub> <sup>1)</sup>		
BUSCON1	b	FF14 <sub>H</sub>	8A <sub>H</sub>	Bus Configuration Register 1	0000 <sub>H</sub>		
BUSCON2	b	FF16 <sub>H</sub>	8B <sub>H</sub>	Bus Configuration Register 2	0000 <sub>H</sub>		
BUSCON3	þ	FF18 <sub>H</sub>	8C <sub>H</sub>	Bus Configuration Register 3	0000 <sub>H</sub>		
BUSCON4	b	FF1A <sub>H</sub>	8D <sub>H</sub>	Bus Configuration Register 4	0000 <sub>H</sub>		
ZEROS	b	FF1C <sub>H</sub>	8E <sub>H</sub>	Constant Value 0's Register (read only)	0000 <sub>H</sub>		
ONES	b	FF1E <sub>H</sub>	8F <sub>H</sub>	Constant Value 1's Register (read only)	FFFF <sub>H</sub>		
T2CON	b	FF40 <sub>H</sub>	A0 <sub>H</sub>	GPT1 Timer 2 Control Register	0000 <sub>H</sub>		
T3CON	b	FF42 <sub>H</sub>	A1 <sub>H</sub>	GPT1 Timer 3 Control Register	0000 <sub>H</sub>		
T4CON	b	FF44 <sub>H</sub>	A2 <sub>H</sub>	GPT1 Timer 4 Control Register	0000 <sub>H</sub>		
T5CON	b	FF46 <sub>H</sub>	A3 <sub>H</sub>	GPT2 Timer 5 Control Register	0000 <sub>H</sub>		
T6CON	b	FF48 <sub>H</sub>	A4 <sub>H</sub>	GPT2 Timer 6 Control Register	0000 <sub>H</sub>		
T2IC	b	FF60 <sub>H</sub>	B0 <sub>H</sub>	GPT1 Timer 2 Interrupt Control Register	0000 <sub>H</sub>		
T3IC	b	FF62 <sub>H</sub>	B1 <sub>H</sub>	GPT1 Timer 3 Interrupt Control Register	0000 <sub>H</sub>		
T4IC	b	FF64 <sub>H</sub>	B2 <sub>H</sub>	GPT1 Timer 4 Interrupt Control Register	0000 <sub>H</sub>		
T5IC	b	FF66 <sub>H</sub>	B3 <sub>H</sub>	GPT2 Timer 5 Interrupt Control Register	0000 <sub>H</sub>		
T6IC	b	FF68 <sub>H</sub>	B4 <sub>H</sub>	GPT2 Timer 6 Interrupt Control Register	0000 <sub>H</sub>		
CRIC	b	FF6A <sub>H</sub>	B5 <sub>H</sub>	GPT2 CAPREL Interrupt Control Register	0000 <sub>H</sub>		
SOTIC	b	FF6C <sub>H</sub>	B6 <sub>H</sub>	Serial Channel 0 Transmit Interrupt Control Register			
SORIC	b	FF6E <sub>H</sub>	B7 <sub>H</sub>	Serial Channel 0 Receive Interrupt Control Register			
S0EIC	b	FF70 <sub>H</sub>	B8 <sub>H</sub>	Serial Channel 0 Error Interrupt Control Register	0000 <sub>H</sub>		
SSCTIC	b	FF72 <sub>H</sub>	B9 <sub>H</sub>	SSC Transmit Interrupt Control Register C165	0000 <sub>H</sub>		

Name		Physical Address	8-Bit Address	Description	Reset Value
SSCRIC	þ	FF74 <sub>H</sub>	BA <sub>H</sub>	SSC Receive Interrupt Control Register C165	0000 <sub>H</sub>
SSCEIC	b	FF76 <sub>H</sub>	BB <sub>H</sub>	SSC Error Interrupt Control Register C165	0000 <sub>H</sub>
CC8IC	b	FF88 <sub>H</sub> C4 <sub>H</sub> External Interrupt 0 Control Register		0000 <sub>H</sub>	
CC9IC	b	FF8A <sub>H</sub>	C5 <sub>H</sub>	External Interrupt 1 Control Register	0000 <sub>H</sub>
CC10IC	b	FF8C <sub>H</sub>	C6 <sub>H</sub>	External Interrupt 2 Control Register	0000 <sub>H</sub>
CC11IC	b	FF8E <sub>H</sub>	C7 <sub>H</sub>	External Interrupt 3 Control Register	0000 <sub>H</sub>
CC12IC	b	FF90 <sub>H</sub>	FF90 <sub>H</sub> C8 <sub>H</sub> External Interrupt 4 Control Register		0000 <sub>H</sub>
CC13IC	b	FF92 <sub>H</sub> C9 <sub>H</sub> External Interrupt 5 Control Register		External Interrupt 5 Control Register	0000 <sub>H</sub>
CC14IC	b	FF94 <sub>H</sub> CA <sub>H</sub> External Interrupt 6 Control Register		External Interrupt 6 Control Register	0000 <sub>H</sub>
CC15IC	b	FF96 <sub>H</sub> CB <sub>H</sub> External Interrupt 7 Control Register		0000 <sub>H</sub>	
P5	b	FFA2 <sub>H</sub>	Port 5 Register (read only)		XXXX <sub>H</sub>
TFR	b	FFAC <sub>H</sub>	D6 <sub>H</sub>	Trap Flag Register	0000 <sub>H</sub>
WDTCON	b	$FFAE_H$	D7 <sub>H</sub>	Watchdog Timer Control Register	000X <sub>H</sub> <sup>2)</sup>
S0CON	b	FFB0 <sub>H</sub>	D8 <sub>H</sub>	Serial Channel 0 Control Register	0000 <sub>H</sub>
SSCCON	b	FFB2 <sub>H</sub>	D9 <sub>H</sub>	SSC Control Register C165	0000 <sub>H</sub>
P2	b	FFC0 <sub>H</sub>	E0 <sub>H</sub>	Port 2 Register	0000 <sub>H</sub>
DP2	b	FFC2 <sub>H</sub>	E1 <sub>H</sub>	Port 2 Direction Control Register	0000 <sub>H</sub>
P3	b	FFC4 <sub>H</sub>	E2 <sub>H</sub>	Port 3 Register	0000 <sub>H</sub>
DP3	b	FFC6 <sub>H</sub>	E3 <sub>H</sub>	Port 3 Direction Control Register	0000 <sub>H</sub>
P4	þ	FFC8 <sub>H</sub>	E4 <sub>H</sub>	Port 4 Register (8 bits)	00 <sub>H</sub>
DP4	b	FFCA <sub>H</sub>	E5 <sub>H</sub>	Port 4 Direction Control Register	00 <sub>H</sub>
P6	b	FFCC <sub>H</sub>	E6 <sub>H</sub>	Port 6 Register (8 bits)	00 <sub>H</sub>
DP6	b	FFCE <sub>H</sub>	E7 <sub>H</sub>	Port 6 Direction Control Register	00 <sub>H</sub>

## Note:

<sup>&</sup>lt;sup>1)</sup> The system configuration is selected during reset.

<sup>&</sup>lt;sup>2)</sup> Bit WDTR indicates a watchdog timer triggered reset.

## 18.4 Special Notes

## **PEC Pointer Registers**

The source and destination pointers for the peripheral event controller are mapped to a special area within the internal RAM. Pointers that are not occupied by the PEC may therefore be used like normal RAM. During Power Down mode or any warm reset the PEC pointers are preserved.

The PEC and its registers are described in chapter "Interrupt and Trap Functions".

#### **GPR Access in the ESFR Area**

The locations 00'F000H...00'F01EH within the ESFR area are reserved and allow to access the current register bank via short register addressing modes. The GPRs are mirrored to the ESFR area which allows access to the current register bank even after switching register spaces (see example below).

MOV R5, DP3 ;GPR access via SFR area

EXTR #1

MOV R5, ODP3 ;GPR access via ESFR area

## **Writing Bytes to SFRs**

All special function registers may be accessed wordwise or bytewise (some of them even bitwise). Reading bytes from word SFRs is a non-critical operation. However, when writing bytes to word SFRs the complementary byte of the respective SFR is cleared with the write operation.

## 19 Instruction Set Summary

This chapter briefly summarizes the C165/C163's instructions ordered by instruction classes. This provides a basic understanding of the C165/C163's instruction set, the power and versatility of the instructions and their general usage.

A detailed description of each single instruction, including its operand data type, condition flag settings, addressing modes, length (number of bytes) and object code format is provided in the "Instruction Set Manual" for the C16x Family. This manual also provides tables ordering the instructions according to various criteria, to allow quick references.

## **Summary of Instruction Classes**

Grouping the various instruction into classes aids in identifying similar instructions (eg. SHR, ROR) and variations of certain instructions (eg. ADD, ADDB). This provides an easy access to the possibilities and the power of the instructions of the C165/C163.

**Note:** The used mnemonics refer to the detailled description.

#### **Arithmetic Instructions**

•	Addition of two words or bytes:	ADD	ADDB
•	Addition with Carry of two words or bytes:	ADDC	ADDCB
•	Subtraction of two words or bytes:	SUB	SUBB
•	Subtraction with Carry of two words or bytes:	SUBC	SUBCB
•	16∗16 bit signed or unsigned multiplication:	MUL	MULU
•	16/16 bit signed or unsigned division:	DIV	DIVU
•	32/16 bit signed or unsigned division:	DIVL	DIVLU
•	1's complement of a word or byte:	CPL	CPLB
•	2's complement (negation) of a word or byte:	NEG	NEGB

#### **Logical Instructions**

•	Bitwise ANDing of two words or bytes:	AND	ANDB
•	Bitwise ORing of two words or bytes:	OR	ORB
•	Bitwise XORing of two words or bytes:	XOR	XORB

#### **Compare and Loop Control Instructions**

•	Comparison of two words or bytes:	CMP	CMPB
•	Comparison of two words with post-increment by either 1 or 2:	CMPI1	CMPI2
•	Comparison of two words with post-decrement by either 1 or 2:	CMPD1	CMPD2

## **Boolean Bit Manipulation Instructions**

Manipulation of a maskable bit field

in either the high or the low byte of a word:

BFLDH BFLDL

Setting a single bit (to '1'):
Clearing a single bit (to '0'):
Movement of a single bit:
Movement of a negated bit:
ANDing of two bits:
DRING
BSET
BCLR
BMOV
BMOVN
BMOVN
ANDing of two bits:
BAND
ORing of two bits:
BOR
XORing of two bits:
BXOR

Comparison of two bits:
 BCMP

#### **Shift and Rotate Instructions**

Shifting right of a word:
Shifting left of a word:
Rotating right of a word:
Rotating left of a word:
Rotating left of a word:
Arithmetic shifting right of a word (sign bit shifting):

#### **Prioritize Instruction**

Determination of the number of shift cycles required

to normalize a word operand (floating point support): PRIOR

#### **Data Movement Instructions**

Standard data movement of a word or byte:
MOV
MOVB

Data movement of a byte to a word location

with either sign or zero byte extension: MOVBS MOVBZ

**Note:** The data movement instructions can be used with a big number of different addressing modes including indirect addressing and automatic pointer in-/decrementing.

#### **System Stack Instructions**

Pushing of a word onto the system stack:
 Popping of a word from the system stack:
 POP

Saving of a word on the system stack,

and then updating the old word with a new value

(provided for register bank switching): SCXT

## **Jump Instructions**

 Conditional jumping to an either absolutely, indirectly, or relatively addressed target instruction within the current code segment:

JMPA JMPI JMPR

 Unconditional jumping to an absolutely addressed target instruction within any code segment:

**JMPS** 

 Conditional jumping to a relatively addressed target instruction within the current code segment depending on the state of a selectable bit:

JB JNB

 Conditional jumping to a relatively addressed target instruction within the current code segment depending on the state of a selectable bit with a post-inversion of the tested bit in case of jump taken (semaphore support):

JBC JNBS

#### **Call Instructions**

 Conditional calling of an either absolutely or indirectly addressed subroutine within the current code segment:

CALLA CALLI

 Unconditional calling of a relatively addressed subroutine within the current code segment:

**CALLR** 

 Unconditional calling of an absolutely addressed subroutine within any code segment:

**CALLS** 

 Unconditional calling of an absolutely addressed subroutine within the current code segment plus an additional pushing of a selectable register onto the system stack:

**PCALL** 

 Unconditional branching to the interrupt or trap vector jump table in code segment 0:

TRAP

#### **Return Instructions**

 Returning from a subroutine within the current code segment:

RET

 Returning from a subroutine within any code segment:

RETS

 Returning from a subroutine within the current code segment plus an additional popping of a selectable register from the system stack:

RETP

• Returning from an interrupt service routine:

RETI

## **System Control Instructions**

Resetting the C165/C163 via software: **SRST** Entering the Idle mode: **IDLE** Entering the Power Down mode: **PWRDN** Servicing the Watchdog Timer: **SRVWDT** Disabling the Watchdog Timer: DISWDT

Signifying the end of the initialization routine (pulls pin RSTOUT high, and disables the effect of

any later execution of a DISWDT instruction): **EINIT** 

#### Miscellaneous

Null operation which requires 2 bytes of storage and the minimum time for execution: NOP **ATOMIC** Definition of an unseparable instruction sequence:

Switch 'reg', 'bitoff' and 'bitaddr' addressing modes to the Extended SFR space: **EXTR** 

Override the DPP addressing scheme using a specific data page instead of the DPPs, and optionally switch to ESFR space:

**EXTPR EXTP** 

Override the DPP addressing scheme using a specific segment instead of the DPPs, and optionally switch to ESFR space:

**EXTS EXTSR** 

Note: The ATOMIC and EXT\* instructions provide support for uninterruptable code sequences eq. for semaphore operations. They also support data addressing beyond the limits of the current DPPs (except ATOMIC), which is advantageous for bigger memory models in high level languages. Refer to chapter "System Programming" for examples.

#### **Protected Instructions**

Some instructions of the C165/C163 which are critical for the functionality of the controller are implemented as so-called Protected Instructions. These protected instructions use the maximum instruction format of 32 bits for decoding, while the regular instructions only use a part of it (eg. the lower 8 bits) with the other bits providing additional information like involved registers. Decoding all 32 bits of a protected doubleword instruction increases the security in cases of data distortion during instruction fetching. Critical operations like a software reset are therefore only executed if the complete instruction is decoded without an error. This enhances the safety and reliability of a microcontroller system.

#### 20 Device Specification

The device specification describes the electrical parameters of the device. It lists DC characteristics like input, output or supply voltages or currents, and AC characteristics like timing characteristics and requirements.

Other than the architecture, the instruction set or the basic functions of the C165/C163 core and its peripherals, these DC and AC characteristics are subject to changes due to device improvements or specific derivatives of the standard device.

Therefore these characteristics are not contained in this manual, but rather provided in a separate Data Sheet, which can be updated more frequently.

Please refer to the current version of the C165 or C163 Data Sheet for all electrical parameters.

**Note:** In any case the specific characteristics of a device should be verified, before a new design is started. This ensures that the used information is up to date.

The figures below show the pin diagrams of the C165/C163. They show the location of the different supply and IO pins. A detailed description of all the pins is also found in the respective Data Sheet.




Figure 20-1
Pin Description of the C165, P-MQFP-100 Package




Figure 20-2 Pin Description of the C165, P-TQFP-100 Package




Figure 20-3: Pin Configuration of the C163, P-TQFP-100 Package

### 21 Keyword Index

This section lists a number of keywords which refer to specific details of the C165/C163 in terms of its architecture, its functional units or functions. This helps to quickly find the answer to specific questions about the C165/C163.

## A Acronyms 1-6 Adapt Mode 15-8 Address Arbitration 8-22 Area Definition 8-21 Boundaries 3-10 Segment 8-8, 15-10 ADDRSELx 8-20, 8-22 ALE length 8-11 ALU 4-14 Arbitration Address 8-22 External Bus 8-25 ASC<sub>0</sub> Error Detection 10-10 Interrupts 10-12 ASC0, Asynchronous Serial Interface 10-1 B Baudrate ASC0 10-10 Bootstrap Loader 14-4 SSC 11-10 BHE 8-7 Bit addressable memory 3-4 Handling 4-9 Manipulation Instructions 19-2 protected 2-17, 4-9 Bootstrap Loader 14-1, 15-8 Boundaries 3-10 Bus Arbitration 8-25 Demultiplexed 8-4 Mode Configuration 8-2, 15-9 Multiplexed 8-3 BUSCONx 8-18, 8-22

```
Capture Mode (GPT) 9-14, 9-27
CCxIC 5-22
Chip Select 8-8, 15-10
Clock Generator 2-9, 15-11
    modes 2-10
Concatenation of Timers 9-11, 9-26
Configuration
    Address 8-8, 15-10
    Bus Mode 8-2, 15-9
    Chip Select 8-8, 15-10
    PLL 2-10, 15-11
    Reset 15-5
    Write Control 15-9
Context Switching 5-15
Count direction 9-4, 9-19
Counter 9-7, 9-10, 9-22, 9-25
CP 4-22
CPU 2-2, 4-1
CRIC 9-30
CSP 4-18
```

D	$\boldsymbol{G}$
Data Page 4-20, 17-13	GPR 3-6, 4-22, 18-2
boundaries 3-10	GPT 2-16
Delay	GPT1 9-1
Read/Write 8-14	GPT2 9-16
Demultiplexed Bus 8-4	
Development Support 1-5	Н
Direct Drive 2-11	,,,
Direction	Half Duplex 11-8
count 9-4, 9-19	Hardware
Disable	Reset 15-1
Interrupt 5-13	Traps 5-23
Segmentation 4-13	Hold State 8-27
Division 4-27, 17-1	_
DP0L, DP0H 6-4	1
DP1L, DP1H 6-7	Idle Mode 16-1
DP2 6-10	Instruction 17-1, 19-1
DP3 6-13	Bit Manipulation 19-2
DP4 6-18	Branch 4-4
DP6 6-23	Pipeline 4-3
DPP 4-20, 17-13	protected 19-4
	Timing 4-10
E	unseparable 17-12
_	Interface
Emulation Mode 15-8	External Bus 8-1
Enable 5.42	serial async. 10-1
Interrupt 5-13	serial sync. 11-1, 12-1
Segmentation 4-13	Internal RAM 3-4
Error Detection	Interrupt
ASC0 10-10	Enable/Disable 5-13
SSC 11-12	External 5-20
ESFR 2-8 EXICON 5-21	Priority 5-6
External	Processing 5-1, 5-5
Bus Characteristics 8-10 to 8-16	Response Times 5-16
Bus Idle State 8-24	Sources 5-3
Bus Modes 8-2 to 8-7	SSP 12-8
Interrupts 5-20	System 2-6, 5-2
External Bus 2-8	Vectors 5-3
External bus 2-0	IP 4-17
F	
•	
Flags 4-14 to 4-16	
Full Duplex 11-6	

MDC 4-28 MDH 4-27 MDL 4-27 MDL 4-27 MPMORY 2-7 MEMORY 2-7 MEMORY 2-7 MEMORY 2-7 MEMORY 2-7 MEMORY 3-9 MEMORY 3-9 MEMORY Cycle Time 8-12 MUltiplexed Bus 8-3 Multiplication 4-27, 17-1  MODP2 6-10 MODP3 6-13 MODP3 6-13 MODP6 6-23 MONES 4-29 MODP3 MODP3 MODP3 MODP3 MODP3 MODP3 MODP3 MODP3 MODP4 MODP3 MODP4 MODP3 MODP4 MODP4 MODP4 MODP5 MO	M	P
MDH 4-27 MDL 4-27 P3 6-13 P4 6-18 P5 6-21 P6 6-23 P6 6-23 PEC 2-7, 3-7, 5-10 Response Times 5-18 PECCX 5-10 Peripheral 2-13 Phase Locked Loop 2-11 Pins 7-1, 20-2 in Idle and Power Down mode 16-5 Pipeline 4-3 Effects 4-6 PLL 2-11, 15-11 Port 2-14 sync. serial 12-1 Power Down Mode 16-3 Prescaler 2-11 Protected Bits 2-17, 4-9 instruction 19-4 PSW 4-14, 5-8  R RAM internal 3-4 Read/Write Delay 8-14 READY 8-15 Register 18-1, 18-4, 18-8 Reset 9-8, 15-1	Master mode 8-25	P0L, P0H 6-4
MDL 4-27  Memory 2-7  bit-addressable 3-4  External 3-9  RAM/SFR 3-4  ROM 3-3, 17-14  Memory Cycle Time 8-12  Multiplexed Bus 8-3  Multiplication 4-27, 17-1  O  ODP2 6-10  ODP3 6-13  ODP6 6-23  ONES 4-29  Open Drain Mode 6-2  Oscillator  circuit 2-9  watchdog 2-12  Memory Cycle Time 8-12  PEC 2-7, 3-7, 5-10  Response Times 5-18  PECCx 5-10  Peripheral 2-13  Phase Locked Loop 2-11  Pins 7-1, 20-2  in Idle and Power Down mode 16-5  Pipeline 4-3  Effects 4-6  PLL 2-11, 15-11  Power Down Mode 16-3  Prescaler 2-11  Protected  Bits 2-17, 4-9  instruction 19-4  PSW 4-14, 5-8  R  RAM  internal 3-4  Read/Write Delay 8-14  READY 8-15  Register 18-1, 18-4, 18-8  Reset 9-8, 15-1	MDC 4-28	P1L, P1H 6-7
Memory 2-7     bit-addressable 3-4     External 3-9     RAM/SFR 3-4     ROM 3-3, 17-14  Memory Cycle Time 8-12 Multiplexed Bus 8-3 Multiplication 4-27, 17-1  ODP2 6-10 ODP3 6-13 ODP6 6-23 ONES 4-29 Open Drain Mode 6-2 Oscillator     circuit 2-9     watchdog 2-12  Memory Cycle Time 8-12 PEC 2-7, 3-7, 5-10 Response Times 5-18 PEC Cx 5-10 Peripheral 2-13 Phase Locked Loop 2-11 Pins 7-1, 20-2     in Idle and Power Down mode 16-5 Pipeline 4-3     Effects 4-6 PLL 2-11, 15-11 Port 2-14     sync. serial 12-1 Power Down Mode 16-3 Prescaler 2-11 Protected     Bits 2-17, 4-9     instruction 19-4 PSW 4-14, 5-8  R RAM     internal 3-4 Read/Write Delay 8-14 READY 8-15 Register 18-1, 18-4, 18-8 Reset 9-8, 15-1	MDH 4-27	P2 6-10
bit-addressable 3-4     External 3-9     RAM/SFR 3-4     ROM 3-3, 17-14  Memory Cycle Time 8-12  Multiplication 4-27, 17-1  ODP2 6-10  ODP3 6-13  ODP6 6-23  ONES 4-29  Open Drain Mode 6-2  Oscillator  circuit 2-9  watchdog 2-12  Description of the structure of	MDL 4-27	P3 6-13
bit-addressable 3-4     External 3-9     RAM/SFR 3-4     ROM 3-3, 17-14 Memory Cycle Time 8-12 Multiplication 4-27, 17-1  ODP2 6-10 ODP3 6-13 ODP6 6-23 ONES 4-29 Open Drain Mode 6-2 Oscillator circuit 2-9 watchdog 2-12  Dit-addressable 3-4 External 3-9 P6 6-21 P6 6-23 PEC 2-7, 3-7, 5-10 Response Times 5-18 PECCx 5-10 Peripheral 2-13 Phase Locked Loop 2-11 Pins 7-1, 20-2 in Idle and Power Down mode 16-5 Pipeline 4-3 Effects 4-6 PLL 2-11, 15-11 Power Down Mode 16-3 Prescaler 2-11 Protected Bits 2-17, 4-9 instruction 19-4 PSW 4-14, 5-8  RAM internal 3-4 Read/Write Delay 8-14 READY 8-15 Register 18-1, 18-4, 18-8 Reset 9-8, 15-1	Memory 2-7	P4 6-18
RAM/SFR 3-4 ROM 3-3, 17-14  Memory Cycle Time 8-12  Multiplexed Bus 8-3  Multiplication 4-27, 17-1  Peripheral 2-13  Phase Locked Loop 2-11 Pins 7-1, 20-2     in Idle and Power Down mode 16-5  Pipeline 4-3     Effects 4-6  PLL 2-11, 15-11  Power Down Mode 16-3  Prescaler 2-11  Protected  Bits 2-17, 4-9     instruction 19-4  PSW 4-14, 5-8  RAM     internal 3-4  Read/Write Delay 8-14  READY 8-15  Register 18-1, 18-4, 18-8  Reset 9-8, 15-1	•	P5 6-21
ROM 3-3, 17-14  Memory Cycle Time 8-12  Multiplexed Bus 8-3  Multiplication 4-27, 17-1  Peripheral 2-13  Phase Locked Loop 2-11  Pins 7-1, 20-2  in Idle and Power Down mode 16-5  Pipeline 4-3  Effects 4-6  PLL 2-11, 15-11  Port 2-14  sync. serial 12-1  Power Down Mode 16-3  Prescaler 2-11  Protected  Bits 2-17, 4-9  instruction 19-4  PSW 4-14, 5-8   R  RAM  internal 3-4  Read/Write Delay 8-14  READY 8-15  Register 18-1, 18-4, 18-8  Reset 9-8, 15-1	External 3-9	P6 6-23
ROM 3-3, 17-14  Memory Cycle Time 8-12  Multiplexed Bus 8-3  Multiplication 4-27, 17-1  OD  ODP2 6-10  ODP3 6-13  ODP6 6-23  ONES 4-29  Open Drain Mode 6-2  Oscillator  circuit 2-9  watchdog 2-12  Match dog 2-12  Response Times 5-18  PECCx 5-10  Peripheral 2-13  Phase Locked Loop 2-11  Pins 7-1, 20-2  in Idle and Power Down mode 16-5  Pipeline 4-3  Effects 4-6  PLL 2-11, 15-11  Port 2-14  sync. serial 12-1  Power Down Mode 16-3  Prescaler 2-11  Protected  Bits 2-17, 4-9  instruction 19-4  PSW 4-14, 5-8  R  RAM  internal 3-4  Read/Write Delay 8-14  READY 8-15  Register 18-1, 18-4, 18-8  Reset 9-8, 15-1	RAM/SFR 3-4	PEC 2-7, 3-7, 5-10
Memory Cycle Time 8-12  Multiplexed Bus 8-3  Multiplication 4-27, 17-1  Peripheral 2-13  Phase Locked Loop 2-11  Pins 7-1, 20-2  in Idle and Power Down mode 16-5  Pipeline 4-3  Effects 4-6  PLL 2-11, 15-11  Power Down Mode 6-2  Oscillator  circuit 2-9  watchdog 2-12  R  R  RAM  internal 3-4  Read/Write Delay 8-14  READY 8-15  Register 18-1, 18-4, 18-8  Reset 9-8, 15-1	ROM 3-3, 17-14	
Multiplexed Bus 8-3 Multiplication 4-27, 17-1  Multiplication 4-27, 17-1  Phase Locked Loop 2-11 Pins 7-1, 20-2 in Idle and Power Down mode 16-5 Pipeline 4-3 Effects 4-6 PLL 2-11, 15-11 Port 2-14 sync. serial 12-1 Power Down Mode 16-3 Prescaler 2-11 Protected Bits 2-17, 4-9 instruction 19-4 PSW 4-14, 5-8  R  RAM internal 3-4 Read/Write Delay 8-14 READY 8-15 Register 18-1, 18-4, 18-8 Reset 9-8, 15-1	•	•
Multiplication 4-27, 17-1  Phase Locked Loop 2-11 Pins 7-1, 20-2 in Idle and Power Down mode 16-5 Pipeline 4-3 Effects 4-6 PLL 2-11, 15-11 Port 2-14 sync. serial 12-1 Power Down Mode 16-3 Prescaler 2-11 Protected Bits 2-17, 4-9 instruction 19-4 PSW 4-14, 5-8  R  RAM internal 3-4 Read/Write Delay 8-14 READY 8-15 Register 18-1, 18-4, 18-8 Reset 9-8, 15-1		Peripheral 2-13
ODP2 6-10 ODP3 6-13 ODP6 6-23 ONES 4-29 Open Drain Mode 6-2 Oscillator circuit 2-9 watchdog 2-12  Pins 7-1, 20-2 in Idle and Power Down mode 16-5 Pipeline 4-3 Effects 4-6 PLL 2-11, 15-11 Port 2-14 sync. serial 12-1 Power Down Mode 16-3 Prescaler 2-11 Protected Bits 2-17, 4-9 instruction 19-4 PSW 4-14, 5-8  R RAM internal 3-4 Read/Write Delay 8-14 READY 8-15 Register 18-1, 18-4, 18-8 Reset 9-8, 15-1		•
in Idle and Power Down mode 16-5 Pipeline 4-3 Effects 4-6 PLL 2-11, 15-11 Port 2-14 Sync. serial 12-1 Power Down Mode 16-3 Prescaler 2-11 Protected Bits 2-17, 4-9 instruction 19-4 PSW 4-14, 5-8  R RAM internal 3-4 Read/Write Delay 8-14 READY 8-15 Register 18-1, 18-4, 18-8 Reset 9-8, 15-1		·
ODP2 6-10 ODP3 6-13 ODP6 6-23 ODP6 6-23 ONES 4-29 Open Drain Mode 6-2 Oscillator     circuit 2-9     watchdog 2-12  RAM     internal 3-4     Read/Write Delay 8-14     Reset 9-8, 15-1	0	,
ODP2 6-10 ODP3 6-13 ODP6 6-23 ONES 4-29 Open Drain Mode 6-2 Oscillator     circuit 2-9     watchdog 2-12  RAM     internal 3-4     Read/Write Delay 8-14     Reset 9-8, 15-1	O	
ODP3 6-13 ODP6 6-23 ONES 4-29 Open Drain Mode 6-2 Oscillator     circuit 2-9     watchdog 2-12  R  RAM     internal 3-4     Read/Write Delay 8-14     Reset 9-8, 15-1	ODP2 6-10	•
ODP6 6-23 ONES 4-29 Open Drain Mode 6-2 Oscillator	ODP3 6-13	
ONES 4-29 Open Drain Mode 6-2 Oscillator Circuit 2-9 watchdog 2-12  R  R  RAM internal 3-4 Read/Write Delay 8-14 READY 8-15 Register 18-1, 18-4, 18-8 Reset 9-8, 15-1	ODP6 6-23	•
Open Drain Mode 6-2 Oscillator circuit 2-9 watchdog 2-12  Represented Bits 2-17, 4-9 instruction 19-4 PSW 4-14, 5-8  RAM internal 3-4 Read/Write Delay 8-14 READY 8-15 Register 18-1, 18-4, 18-8 Reset 9-8, 15-1	ONES 4-29	
Oscillator circuit 2-9 watchdog 2-12  Prescaler 2-11 Protected Bits 2-17, 4-9 instruction 19-4 PSW 4-14, 5-8  R  RAM internal 3-4 Read/Write Delay 8-14 READY 8-15 Register 18-1, 18-4, 18-8 Reset 9-8, 15-1	Open Drain Mode 6-2	
circuit 2-9 watchdog 2-12  Protected Bits 2-17, 4-9 instruction 19-4 PSW 4-14, 5-8  R  RAM internal 3-4 Read/Write Delay 8-14 READY 8-15 Register 18-1, 18-4, 18-8 Reset 9-8, 15-1	Oscillator	
Bits 2-17, 4-9 instruction 19-4 PSW 4-14, 5-8  RAM internal 3-4 Read/Write Delay 8-14 READY 8-15 Register 18-1, 18-4, 18-8 Reset 9-8, 15-1	circuit 2-9	
instruction 19-4 PSW 4-14, 5-8  R  RAM internal 3-4 Read/Write Delay 8-14 READY 8-15 Register 18-1, 18-4, 18-8 Reset 9-8, 15-1	watchdog 2-12	
PSW 4-14, 5-8  RAM internal 3-4 Read/Write Delay 8-14 READY 8-15 Register 18-1, 18-4, 18-8 Reset 9-8, 15-1		·
RAM internal 3-4 Read/Write Delay 8-14 READY 8-15 Register 18-1, 18-4, 18-8 Reset 9-8, 15-1		
internal 3-4 Read/Write Delay 8-14 READY 8-15 Register 18-1, 18-4, 18-8 Reset 9-8, 15-1		R
Read/Write Delay 8-14 READY 8-15 Register 18-1, 18-4, 18-8 Reset 9-8, 15-1		RAM
Read/Write Delay 8-14 READY 8-15 Register 18-1, 18-4, 18-8 Reset 9-8, 15-1		internal 3-4
READY 8-15 Register 18-1, 18-4, 18-8 Reset 9-8, 15-1		
Register 18-1, 18-4, 18-8 Reset 9-8, 15-1		•
Reset 9-8, 15-1		
·		
COHIGORATION 13-3		Configuration 15-5
Output 15-4		•
Values 15-4		•
ROM 17-14		
RP0H 8-23		

S	Τ
S0BG 10-10	T2CON 9-8
S0CON 10-2	T2IC, T3IC, T4IC 9-15
SOEIC, SORIC, SOTIC, SOTBIC 10-12	T3CON 9-3
SORBUF 10-7, 10-9	T4CON 9-8
S0TBUF 10-6, 10-9	T5CON 9-23
Segment	T5IC, T6IC 9-30
Address 8-8, 15-10	T6CON 9-18
boundaries 3-10	TFR 5-24
Segmentation 4-18	Timer 2-16, 9-1, 9-16
Enable/Disable 4-13	Auxiliary Timer 9-8, 9-23
Serial Interface 2-15, 10-1	Concatenation 9-11, 9-26
Asynchronous 10-4	Core Timer 9-3, 9-18
Synchronous 10-8, 11-1, 12-1	Tools 1-5
SFR 2-8, 3-8, 18-4, 18-8	Traps 5-4, 5-23
Single Chip Mode 8-2	Tri-State Time 8-13
Slave mode 8-25	
Software	U
Reset 15-1	U
Traps 5-23	Unseparable instructions 17-12
Source	
Interrupt 5-3	W
SP 4-24	
SSC 11-1	Waitstate
Baudrate generation 11-10	Memory Cycle 8-12
Error Detection 11-12	Tri-State 8-13
Full Duplex 11-6	Watchdog 2-16, 13-1, 15-4
Half Duplex 11-8	oscillator 2-12
SSCBR 11-10	WDT 13-1
SSCCON 11-2	WDTCON 13-2
SSCEIC, SSCRIC, SSCTIC 11-14	1/
SSCRB, SSCTB 11-7	X
SSP 12-1	XBUS 2-9, 8-29
Interrupts 12-8	XP1IC 12-8
SSPCON0 12-2	
SSPCON1 12-3	Ζ
SSPRTB 12-3	2
SSPTBH 12-3	ZEROS 4-29
Stack 3-5, 4-24, 17-4	
Startup Configuration 15-5	
STKOV 4-25	
STKUN 4-26	
Subroutine 17-9	
Synchronous Serial Interface 11-1	
Synchronous Serial Port 12-1	

SYSCON 4-11, 4-12, 8-17