

PS21661-RZ/FRTRANSFER-MOLD TYPE
INSULATED TYPE**PS21661-RZ****PS21661-FR****INTEGRATED POWER FUNCTIONS**

- 600V/3A low-loss 5th generation IGBT inverter bridge for 3 phase DC-to-AC power conversion.

INTEGRATED DRIVE, PROTECTION AND SYSTEM CONTROL FUNCTIONS

- For upper-leg IGBTs : Drive circuit, High voltage isolated high-speed level shifting, Control circuit under-voltage protection (UV).
- For lower-leg IGBTs : Drive circuit, Control circuit under-voltage protection (UV), Short circuit protection (SC).
- Fault signaling : Corresponding to an SC fault (Lower-side IGBT) or a UV fault (Lower-side supply).
- Input interface : 5V line CMOS/TTL compatible Schmitt Trigger receiver circuit (Active high),
Arm-short-through interlock protection.

APPLICATION

AC100V~200V, three-phase inverter drive for small power motor control.



Fig. 1 PS21661-RZ PACKAGE OUTLINES

Fig. 2 PS21661-FR PACKAGE OUTLINES**MAXIMUM RATINGS** ($T_j = 25^\circ\text{C}$, unless otherwise noted)**INVERTER PART**

Symbol	Parameter	Condition	Ratings	Unit
Vcc	Supply voltage	Applied between P-N	450	V
VCC(surge)	Supply voltage (surge)	Applied between P-N	500	V
Vces	Collector-emitter voltage		600	V
$\pm I_c$	Collector current	$T_f = 25^\circ\text{C}$	3	A
$\pm I_{CP}$	Collector current (peak)	$T_f = 25^\circ\text{C}, t_w \leq 1\text{ msec}$	6	A
Pc	Collector dissipation	$T_f = 25^\circ\text{C}$, per 1 chip	13.8	W
T_j	Junction temperature	(Note 1)	-20~+150	$^\circ\text{C}$

Note 1 : The maximum junction temperature rating of the power chips integrated within the SIP-IPM is 150°C (@ $T_f \leq 100^\circ\text{C}$) however, to insure safe operation of the SIP-IPM, the average junction temperature should be limited to $T_{j(\text{ave})} \leq 125^\circ\text{C}$ (@ $T_f \leq 100^\circ\text{C}$).

CONTROL (PROTECTION) PART


Symbol	Parameter	Condition	Ratings	Unit
Vd	Control supply voltage	Applied between VN1-VNC	20	V
Vdb	Control supply voltage	Applied between VUFB-U (VUFS), VVF-B-V (VVFS), VWFB-W (VWFS)	20	V
Vin	Input voltage	Applied between UP, VP, WP-VNC, UN, VN, WN-VNC	-0.5~VD	V
Vfo	Fault output supply voltage	Applied between FO-VNC	-0.5~VD	V
Ifo	Fault output current	Sink current at FO terminal	10	mA
Vsc	Current sensing input voltage	Applied between CIN-VNC	-0.5~VD	V

TOTAL SYSTEM

Symbol	Parameter	Condition	Ratings	Unit
V _{CC(PROT)}	Self protection supply voltage limit (short circuit protection capability)	V _D = 13.5~16.5V, Inverter part T _j = 125°C start, non-repetitive, less than 2 μs	400	V
T _f	Heatsink operation temperature		-20~+100	°C
T _{stg}	Storage temperature		-40~+125	°C
V _{iso}	Isolation voltage	60Hz, Sinusoidal, AC 1 minute, connection pins to heat-sink plate	1500	V _{rms}

Note 2 : T_f MEASUREMENT POINT

AI Board Specification : Dimensions 50 × 50 × 10mm, finishing 12s, warp -50~+100μm

**THERMAL RESISTANCE**

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
R _{th(j-f)Q}	Junction to fin thermal resistance	Inverter IGBT part (per 1/6 module) (Note 3)	—	—	9.0	°C/W
R _{th(j-f)F}		Inverter FWD part (per 1/6 module) (Note 3)	—	—	9.0	

Note 3 : Grease with good thermal conductivity should be applied evenly about +100μm ~ +200μm on the contact surface of SIP-IPM and a heat-sink.

ELECTRICAL CHARACTERISTICS (T_j = 25°C, unless otherwise noted)**INVERTER PART**

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
V _{CE(sat)}	Collector-emitter saturation voltage	V _D = V _{DB} = 15V V _{IN} = 5V	— —	1.60 1.70	2.15 2.30	V
V _{EC}	FWD forward voltage	T _j = 25°C, -I _c = 3A, V _{IN} = 0V	—	1.55	2.00	V
t _{on}	Switching times	V _{CC} = 300V, V _D = 15V I _c = 3A, T _j = 125°C Inductive load (upper-lower arm) V _{IN} = 0 ↔ 5V	0.35	0.70	1.10	μs
t _{rr}			—	0.20	—	μs
t _{c(on)}			—	0.35	0.55	μs
t _{off}			—	1.00	1.50	μs
t _{c(off)}			—	0.55	1.10	μs
I _{CES}	Collector-emitter cut-off current	V _{CE} = V _{CES}	T _j = 25°C T _j = 125°C	— —	1 10	mA

CONTROL (PROTECTION) PART


Symbol	Parameter	Condition	Limits			Unit	
			Min.	Typ.	Max.		
I _D	Circuit current	V _D = 15V, V _{IN} = 0V	—	—	3.60	mA	
		V _D = 15V, V _{IN} = 5V	—	—	3.90	mA	
I _{DB}		V _{DB} = 15V, V _{IN} = 0V	—	—	0.50	mA	
		V _{DB} = 15V, V _{IN} = 5V	—	—	0.50	mA	
V _{F0H}	Fault output voltage	V _{SC} = 0V, F _O circuit : 1kΩ to 5V pull-up	4.9	—	—	V	
V _{FOL}		V _{SC} = 1V, F _O = -10mA	—	—	0.95	V	
I _{IN}	Input current	V _{IN} = 5V	0.70	1.06	1.50	mA	
V _{SC(ref)}	Short circuit trip level	T _j = 25°C, V _D = 15V	(Note 4)	0.43	0.48	0.53	V
UV _{DBt}	Supply circuit under-voltage protection	T _j ≤ 125°C	Trip level	10.0	—	12.0	V
UV _{DBr}			Reset level	10.5	—	12.5	V
UV _{Dt}			Trip level	10.3	—	12.5	V
UV _{Dr}			Reset level	10.8	—	13.0	V
t _{FO}	Fault output pulse width		(Note 4)	20	40	—	μs
V _{th(on)}	ON threshold voltage	Applied between:		2.10	2.35	2.60	V
V _{th(off)}	OFF threshold voltage	Up, V _P , Wp-V _{NC} , Un, V _N , Wn-V _{NC}		1.10	1.40	1.80	V

Note 4 : Short circuit protection is functioning only at the low-arms. Please select the value of the external shunt resistor such that the SC trip-level is less than 5.1A

MECHANICAL CHARACTERISTICS AND RATINGS

Parameter	Condition	Limits			Unit
		Min.	Typ.	Max.	
Mounting torque	Mounting screw : (M3)	0.59	0.69	0.78	N·m
Weight		—	10	—	g
Heat-sink flatness	(Note 5)	-50	—	+100	μm

Note 5: Measurement point of heat-sink flatness



RECOMMENDED OPERATION CONDITIONS

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
V _{CC}	Supply voltage	Applied between P-N	0	300	400	V
V _D	Control supply voltage	Applied between V _{N1} -V _{NC}	13.5	15.0	16.5	V
V _{DB}	Control supply voltage	Applied between V _{UFB-U} (V _{UFS}), V _{VFB-V} (V _{VFS}), V _{WF-B} -W (V _{WFS})	13.0	15.0	18.5	V
ΔV _D , ΔV _{DB}	Control supply variation		-1	—	1	V/μs
t _{dead}	Arm shoot-through blocking time	Relates to corresponding input signal for blocking arm shoot-through	1.5	—	—	μs
f _{PWM}	PWM input frequency	T _j ≤ 125°C, T _f ≤ 100°C	—	15	—	kHz
I _O	Allowable r.m.s current	V _{CC} = 300V, V _D = 15V, f _C = 15kHz, P.F = 0.8, sinusoidal T _j ≤ 125°C, T _f ≤ 100°C	—	—	1.5	Arms
V _{NC}	V _{NC} terminal voltage	Applied between V _{NC} -N (include surge voltage)	-5	—	5	V
t _{xx}	minimum on pulse width	UP, VP, WP, UN, VN, WN terminal	0.7	—	—	μs

Fig. 3 THE SIP-IPM INTERNAL CIRCUIT





Fig. 4 PS21661-RZ PACKAGE OUTLINES




Terminals array

Terminal No	Symbol	Description
1	N	Inverter DC-link negative (GND) terminal
2	P	Inverter DC-link positive terminal
3	Fo	Fault output terminal
5	VNC	Control GND terminal
6	CIN	Short-circuit trip voltage sensing terminal
7	VN1	Control supply terminal
9	WN	W-phase N-side control input terminal
10	VWF _B	W-phase P-side drive supply terminal
11	WP	W-phase P-side control input terminal
12	W(Vwfs)	W-phase inverter output terminal (W-phase P-side drive supply GND terminal)
15	VN1	Control supply terminal
17	VN	V-phase N-side control input terminal
18	VVF _B	V-phase P-side drive supply terminal
19	VP	V-phase P-side control input terminal
20	V(Vvfs)	V-phase inverter output terminal (V-phase P-side drive supply GND terminal)
23	VN1	Control supply terminal
25	UN	U-phase N-side control input terminal
26	VUF _B	U-phase P-side drive supply terminal
27	UP	U-phase P-side control input terminal
28	U(Vufs)	U-phase inverter output terminal (U-phase P-side drive supply GND terminal)

The following pins are dummy pins are therefore should not be connected.
4,8,13,14,16,21,22,24,29,30~35 (30~35 are the high voltage side pins.)

Fig. 5

M a r k i n g s i d e	① N
	P ②
	③ Fo
	⑤ VNC
	CIN ⑥
	⑦ VN1
	⑨ WN
	VWF _B ⑩
	⑪ WP
	W(Vwfs) ⑫
Marking side	
⑯ VN1	
⑰ VN	
VVFB ⑯	
⑲ VP	
V(Vvfs) ⑳	
⑳ VN1	
⑲ UN	
VUF _B ㉑	
㉒ UP	
U(Vufs) ㉓	

Fig. 6 PS21661-FR PACKAGE OUTLINES

Terminal No	Symbol	Description
1	N	Inverter DC-link negative (GND) terminal
2	P	Inverter DC-link positive terminal
3	Fo	Fault output terminal
5	VNC	Control GND terminal
6	CIN	Short-circuit trip voltage sensing terminal
7	VN1	Control supply terminal
9	WN	W-phase N-side control input terminal
10	VWF _B	W-phase P-side drive supply terminal
11	WP	W-phase P-side control input terminal
12	W(Vwfs)	W-phase inverter output terminal (W-phase P-side drive supply GND terminal)
15	VN1	Control supply terminal
17	VN	V-phase N-side control input terminal
18	VVF _B	V-phase P-side drive supply terminal
19	VP	V-phase P-side control input terminal
20	V(Vvfs)	V-phase inverter output terminal (V-phase P-side drive supply GND terminal)
23	VN1	Control supply terminal
25	UN	U-phase N-side control input terminal
26	VUF _B	U-phase P-side drive supply terminal
27	UP	U-phase P-side control input terminal
28	U(Vufs)	U-phase inverter output terminal (U-phase P-side drive supply GND terminal)


The following pins are dummy pins are therefore should not be connected.
4,8,13,14,16,21,22,24,29,30~35 (30~35 are the high voltage side pins.)

Fig. 7

P ②	① N
③ Fo	④ VNC
CIN ⑥	⑦ VN1
VWF _B ⑩	⑨ WN
M a r k i n g s i d e	⑪ WP
W(Vwfs) ⑫	⑯ VN1
VVF _B ⑯	⑰ VN
V(Vvfs) ⑳	⑲ VP
	㉑ VN1
VUF _B ㉒	㉓ UN
U(Vufs) ㉔	㉔ UP

Fig. 8 TIMING CHARTS OF THE SIP-IPM PROTECTIVE FUNCTIONS**[A] Short-Circuit Protection (Lower-arms only)**


- a1. Normal operation : IGBT ON and carrying current.
- a2. Short circuit current detection (SC trigger).
- a3. Hard IGBT gate interrupt.
- a4. IGBT turns OFF.
- a5. Fo output (20~80μs).
- a6. Input "L" : IGBT OFF state.
- a7. Input "H" : IGBT ON state, but during the Fo active signal the IGBT doesn't turn ON.
- a8. IGBT OFF state.



Note : The CR time constant safe guards against erroneous SC signal resulting from di/dt generated voltages when IGBT turns ON. The optimum setting for the CR circuit time constant is 1.5~2.0μs.


[B] Under-Voltage Protection (Lower-arms, UVd)

- a1. Control supply voltage rises : After the voltage level reaches UV_{DBr} , the circuits start to operate when the next input is applied.
- a2. Normal operation : IGBT ON and carrying current.
- a3. Under voltage trip (UV_{Dt}).
- a4. IGBT OFF in spite of control input condition.
- a5. Fo output (20~80μs).
- a6. Under voltage reset (UV_{Dr}).
- a7. Normal operation : IGBT ON and carrying current.



[C] Under-Voltage Protection (Upper-arms, UVDB)

- a1. Control supply voltage rises : After the voltage level reaches UV_{DBr} , the circuits start to operate when the next input is applied.
 a2. Normal operation : IGBT ON and carrying current.
 a3. Under voltage trip (UV_{DT}).
 a4. IGBT OFF in spite of control input condition, but there is no Fo signal output.
 a5. Under voltage reset (UV_{DR}).
 a6. Normal operation : IGBT ON and carrying current.

**[D] Simultaneous input signal prevention function**

- a1 a3. Normal operation : IGBT ON and outputting IGBT gate voltage.
 a2 a4. Normal operation : IGBT ON and outputting IGBT gate voltage.
 a5. Abnormal pulse input.
 a6. IGBT OFF state.
 a7. No fault output.





Fig. 9 TYPICAL SIP-IPM APPLICATION CIRCUIT EXAMPLE



- Note 1:** Input signal lines are pulled-down with $4.7\text{k}\Omega$ (min.) internal resistor. If these input lines are susceptible to noise, an RC coupling at each input is recommended. Input signal voltage is determined by the values of internal pull-down resistor and the external connected resistor. Set the external resistance value so that input signal voltage exceeds the on-threshold voltage. To prevent the input signals oscillation, the wiring of each input should be as short as possible.
- 2:** By virtue of integrating the specific type HVIC inside the module, direct coupling to CPU terminals without any opto-coupler or transformer isolation is possible.
- 3:** Fo output is open collector type. This signal line should be pulled up to the positive side of the 5V power supply with approximately $1\text{k}\Omega$ resistance.
- 4:** Approximately a $0.1\sim2\mu\text{F}$ by-pass capacitor should be used across each power supply connection terminals.
- 5:** To prevent errors of the protection function, the wiring of A should be as short as possible.
- 6:** Each capacitor should be located as close to the pins of the SIP-IPM as possible.
- 7:** In the recommended protection circuit, please select the R_1C_4 time constant in the range of $1.5\sim2\mu\text{s}$.
- 8:** To prevent surge destruction, the wiring between the smoothing capacitor and the P&N1 pins should be as short as possible. Approximately a $0.1\sim0.22\mu\text{F}$ snubber capacitor between the P&N1 pins is recommended.