

# CAT660

## 100 mA CMOS Charge Pump Inverter/Doubler

### Description

The CAT660 is a charge-pump voltage converter. It will invert a 1.5 V to 5.5 V input to a -1.5 V to -5.5 V output. Only two external capacitors are needed. With a guaranteed 100 mA output current capability, the CAT660 can replace a switching regulator and its inductor. Lower EMI is achieved due to the absence of an inductor.

In addition, the CAT660 can double a voltage supplied from a battery or power supply. Inputs from 2.5 V to 5.5 V will yield a doubled, 5 V to 11 V output voltage.

A Frequency Control pin (BOOST/FC) is provided to select either a high (80 kHz) or low (10 kHz) internal oscillator frequency, thus allowing quiescent current vs. capacitor size trade-offs to be made. The 80 kHz frequency is selected when the FC pin is connected to V+. The operating frequency can also be adjusted with an external capacitor at the OSC pin or by driving OSC with an external clock.

Both 8-pin DIP and SOIC packages are available in the industrial temperature range.

The CAT660 replaces the MAX660 and the LTC®660. In addition, the CAT660 is pin compatible with the 7660/1044, offering an easy upgrade for applications with 100 mA loads.

### Features

- Replaces MAX660 and LTC®660
- Converts V+ to V- or V+ to 2V+
- Low Output Resistance, 4 Ω Typical
- High Power Efficiency
- Selectable Charge Pump Frequency
  - 10 kHz or 80 kHz
  - Optimize Capacitor Size
- Low Quiescent Current
- Pin-compatible, High-current Alternative to 7660/1044
- Industrial Temperature Range
- Available in 8-pin SOIC and DIP Packages
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

### Applications

- Negative Voltage Generator
- Voltage Doubler
- Voltage Splitter
- Low EMI Power Source
- GaAs FET Biasing
- Lithium Battery Power Supply
- Instrumentation
- LCD Contrast Bias
- Cellular Phones, Pagers




ON Semiconductor®

<http://onsemi.com>




SOIC-8  
V SUFFIX  
CASE 751BD




PDIP-8  
L SUFFIX  
CASE 646AA

### PIN CONFIGURATION



(Top View)

### MARKING DIAGRAMS



660ELA = CAT660ELA  
660EVA = CAT660EVA or  
CAT660EVA-T3

### ORDERING INFORMATION

Device	Package	Shipping
CAT660ELA	PDIP-8 (Pb-Free)	50 / Tube
CAT660EVA	SOIC-8 (Pb-Free)	100 / Tube
CAT660EVA-T3	SOIC-8 (Pb-Free)	3,000 / Tape & Reel

# CAT660

## Typical Application




Figure 1. Voltage Inverter




Figure 2. Positive Voltage Doubler

Table 1. PIN DESCRIPTIONS

Pin Number	Name	Circuit Configuration	
		Inverter Mode	Doubler Mode
1	Boost/FC	Frequency Control for the internal oscillator. With an external oscillator BOOST/FC has no effect.	
		<b>Boost/FC</b>	<b>Oscillator Frequency</b>
		Open	10 kHz typical, 5 kHz minimum
		V+	80 kHz typical, 40 kHz minimum
2	CAP+	Charge pump capacitor. Positive terminal.	Same as inverter.
3	GND	Power supply ground.	Power supply. Positive voltage input.
4	CAP-	Charge pump capacitor. Negative terminal.	Same as inverter.
5	OUT	Output for negative voltage.	Power supply ground.
6	LV	Low-Voltage selection pin. When the input voltage is less than 3 V, connect LV to GND. For input voltages above 3 V, LV may be connected to GND or left open. If OSC is driven externally, connect LV to GND.	LV must be tied to OUT for all input voltages.
7	OSC	Oscillator control input. An external capacitor can be connected to lower the oscillator frequency. An external oscillator can drive OSC and set the chip operating frequency. The charge-pump frequency is one-half the frequency at OSC.	Same as inverter. Do not overdrive OSC in doubling mode. Standard logic levels will not be suitable. See the applications section for additional information.
8	V+	Power supply. Positive voltage input.	Positive voltage output.

# CAT660

**Table 2. ABSOLUTE MAXIMUM RATINGS**

Parameters	Ratings	Units
V+ to GND	6	V
Input Voltage (Pins 1, 6 and 7)	-0.3 to (V+ + 0.3)	V
BOOST/FC and OSC Input Voltage	The least negative of (Out - 0.3 V) or (V+ - 6 V) to (V+ + 0.3 V)	V
Output Short-circuit Duration to GND (OUT may be shorted to GND for 1 sec without damage but shorting OUT to V+ should be avoided.)	1	sec.
Continuous Power Dissipation (T <sub>A</sub> = 70°C) Plastic DIP SOIC TDFN	730 500 1	mW mW W
Storage Temperature	-65 to +160	°C
Lead Soldering Temperature (10 sec)	300	°C
Operating Ambient Temperature Range	-40 to +85	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

NOTE: T<sub>A</sub> = Ambient Temperature

**Table 3. ELECTRICAL CHARACTERISTICS** (V+ = 5 V, C1 = C2 = 150 μF, Boost/FC = Open, C<sub>OSC</sub> = 0 pF, inverter mode with test circuit as shown in Figure 3 unless otherwise noted. Temperature is over operating ambient temperature range unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Supply Voltage	VS	Inverter: LV = Open, R <sub>L</sub> = 1 kΩ	3.0		5.5	V
		Inverter: LV = GND, R <sub>L</sub> = 1 kΩ	1.5		5.5	
		Doubler: LV = OUT, R <sub>L</sub> = 1 kΩ	2.5		5.5	
Supply Current	IS	BOOST/FC = open, LV = Open		0.09	0.5	mA
		BOOST/FC = V+, LV = Open		0.3	3	
Output Current	I <sub>OUT</sub>	OUT is more negative than -4 V	100			mA
Output Resistance	RO	I <sub>L</sub> = 100 mA, C1 = C2 = 150 μF (Note 2) BOOST/FC = V+ (C1, C2 ESR ≤ 0.5 Ω)		4	7	Ω
		I <sub>L</sub> = 100 mA, C1 = C2 = 10 μF			12	
Oscillator Frequency (Note 3)	FOSC	BOOST/FC = Open	5	10		kHz
		BOOST/FC = V+	40	80		
OSC Input Current	I <sub>OSC</sub>	BOOST/FC = Open BOOST/FC = V+		±1 ±5		μA
Power Efficiency	PE	R <sub>L</sub> = 1 kΩ connected between V+ and OUT, T <sub>A</sub> = 25°C (Doubler)	96	98		%
		R <sub>L</sub> = 500 Ω connected between GND and OUT, T <sub>A</sub> = 25°C (Inverter)	92	96		
		I <sub>L</sub> = 100 mA to GND, T <sub>A</sub> = 25°C (Inverter)		88		
Voltage Conversion Efficiency	VEFF	No load, T <sub>A</sub> = 25°C	99	99.9		%

- In Figure 3, test circuit capacitors C1 and C2 are 150 μF and have 0.2 Ω maximum ESR. Higher ESR levels may reduce efficiency and output voltage.
- The output resistance is a combination of the internal switch resistance and the external capacitor ESR. For maximum voltage and efficiency keep external capacitor ESR under 0.2 Ω.
- FOSC is tested with C<sub>OSC</sub> = 100 pF to minimize test fixture loading. The test is correlated back to C<sub>OSC</sub> = 0 pF to simulate the capacitance at OSC when the device is inserted into a test socket without an external C<sub>OSC</sub>.

# CAT660

## Voltage Inverter




Figure 3. Test Circuit

### TYPICAL OPERATING CHARACTERISTICS

(Typical characteristic curves are generated using the test circuit in Figure 3. Inverter test conditions are:  $V_+ = 5\text{ V}$ ,  $LV = \text{GND}$ ,  $\text{BOOST/FC} = \text{Open}$  and  $T_A = 25^\circ\text{C}$  unless otherwise indicated. Note that the charge-pump frequency is one-half the oscillator frequency.)




Figure 4. Supply Current vs. Input Voltage




Figure 5. Supply Current vs. Temperature (No Load)




Figure 6. Output Resistance vs. Input Voltage




Figure 7. Output Resistance vs. Temperature (50 Ω Load)

TYPICAL OPERATING CHARACTERISTICS




Figure 8. Inverted Output Voltage vs. Load, V+ = 5 V




Figure 9. Output Voltage Drop vs. Load Current




Figure 10. Oscillator Frequency vs. Supply Voltage




Figure 11. Oscillator Frequency vs. Supply Voltage




Figure 12. Supply Current vs. Oscillator Frequency

**Application Information**

**Circuit Description and Operating Theory**

The CAT660 switches capacitors to invert or double an input voltage.

Figure 13 shows a simple switch capacitor circuit. In position 1 capacitor C1 is charged to voltage V1. The total charge on C1 is Q1 = C1V1. When the switch moves to position 2, the input capacitor C1 is discharged to voltage V2. After discharge, the charge on C1 is Q2 = C1V2.

The charge transferred is:

$$\Delta Q = Q1 - Q2 = C1 \times (V1 - V2)$$

If the switch is cycled “F” times per second, the current (charge transfer per unit time) is:

$$I = F \times \Delta Q = F \times C1 (V1 - V2)$$

Rearranging in terms of impedance:

$$I = \frac{(V1 - V2)}{(1/FC1)} = \frac{V1 - V2}{REQ}$$


The 1/FC1 term can be modeled as an equivalent impedance REQ. A simple equivalent circuit is shown in Figure 14. This circuit does not include the switch resistance

nor does it include output voltage ripple. It does allow one to understand the switch–capacitor topology and make prudent engineering tradeoffs.


For example, power conversion efficiency is set by the output impedance, which consists of REQ and switch resistance. As switching frequency is decreased, REQ, the 1/FC1 term, will dominate the output impedance, causing higher voltage losses and decreased efficiency. As the frequency is increased quiescent current increases. At high frequency this current becomes significant and the power efficiency degrades.

The oscillator is designed to operate where voltage losses are a minimum. With external 150 μF capacitors, the internal switch resistances and the Equivalent Series Resistance (ESR) of the external capacitors determine the effective output impedance.

A block diagram of the CAT660 is shown in Figure 15. The CAT660 is a replacement for the MAX660 and the LTC660.



**Figure 13. Switched–Capacitor Building Block**



**Figure 14. Switched–Capacitor Equivalent Circuit**

**Oscillator Frequency Control**

The switching frequency can be raised, lowered or driven from an external source. Figure 16 shows a functional diagram of the oscillator circuit.

The CAT660 oscillator has four control modes:

**Table 4.**

BOOST/FC Pin Connection	OSC Pin Connection	Nominal Oscillator Frequency
Open	Open	10 kHz
BOOST/FC = V+	Open	80 kHz
Open or BOOST/FC = V+	External Capacitor	-
Open	External Clock	Frequency of external clock


If BOOST/FC and OSC are left floating (Open), the nominal oscillator frequency is 10 kHz. The pump frequency is one-half the oscillator frequency.

By connecting the BOOST/FC pin to V+, the charge and discharge currents are increased, and the frequency is increased by approximately 8 times. Increasing the frequency will decrease the output impedance and ripple currents. This can be an advantage at high load currents. Increasing the frequency raises quiescent current but allows smaller capacitance values for C1 and C2.

If pin 7, OSC, is loaded with an external capacitor the frequency is lowered. By using the BOOST/FC pin and an external capacitor at OSC, the operating frequency can be set.

Note that the frequency appearing at CAP+ or CAP- is one-half that of the oscillator.

Driving the CAT660 from an external frequency source can be easily achieved by driving Pin 7 and leaving the BOOST pin open, as shown in Figure 16. The output current from Pin 7 is small, typically 1  $\mu$ A to 8  $\mu$ A, so a CMOS can drive the OSC pin. For 5 V applications, a TTL logic gate can be used if an external 100 k $\Omega$  pull-up resistor is used as shown in Figure 17.



**Figure 15. CAT660 Block Diagram**

# CAT660

## Capacitor Selection

Low ESR capacitors are necessary to minimize voltage losses, especially at high load currents. The exact values of C1 and C2 are not critical but low ESR capacitors are necessary.

The ESR of capacitor C1, the pump capacitor, can have a pronounced effect on the output. C1 currents are approximately twice the output current and losses occur on both the charge and discharge cycle. The ESR effects are thus multiplied by four. A 0.5 Ω ESR for C1 will have the same effect as a 2 Ω increase in CAT660 output impedance.


Output voltage ripple is determined by the value of C2 and the load current. C2 is charged and discharged at a current roughly equal to the load current. The internal switching frequency is one-half the oscillator frequency.

$$VRIPPLE = IOUT / (FOSC \times C2) + IOUT \times ESR_{C2}$$


For example, with a 10 kHz oscillator frequency (5 kHz switching frequency), a 150 μF C2 capacitor with an ESR of 0.2 Ω and a 100 mA load peak-to-peak ripple voltage is 87 mV.

**Table 5. VRIPPLE vs. FOSC**

VRIPPLE (mV)	IOUT (mA)	FOSC (kHz)	C2 (μF)	C2 ESR (Ω)
87	100	10	150	0.2
28	100	80	150	0.2



**Figure 16. Oscillator**



**Figure 17. External Clocking**



# CAT660

## Capacitor Suppliers

The following manufacturers supply low-ESR capacitors:

**Table 6. CAPACITOR SUPPLIERS**

Manufacturer	Capacitor Type	Phone	WEB	Email	Comments
AVX/Kyocera	TPS/TPS3	843-448-9411	www.avxcorp.com	avx@avxcorp.com	Tantalum
Vishay/Sprague	595	402-563-6866	www.vishay.com	-	Aluminum
Sanyo	MV-AX, UGX	619-661-6835	www.sanyo.com	Svcsales@sanyo.com	Aluminum
Nichicon	F55	847-843-7500	www.nichicon-us.com	-	Tantalum
	HC/HD				Aluminum

Capacitor manufacturers continually introduce new series and offer different package styles. It is recommended that before a design is finalized capacitor manufacturers should be surveyed for their latest product offerings.

## Controlling Loss in CAT660 Applications

There are three primary sources of voltage loss:

1. Output resistance:

$V_{LOSS\Omega} = I_{LOAD} \times R_{OUT}$ , where  $R_{OUT}$  is the CAT660 output resistance and  $I_{LOAD}$  is the load current.

2. Charge pump (C1) capacitor ESR:

$V_{LOSSC1} \approx 4 \times ESR_{C1} \times I_{LOAD}$ , where  $ESRC1$  is the ESR of capacitor C1.

3. Output or reservoir (C2) capacitor ESR:

$V_{LOSSC2} = ESR_{C2} \times I_{LOAD}$ , where  $ESRC2$  is the ESR of capacitor C2.

Increasing the value of C2 and/or decreasing its ESR will reduce noise and ripple.

The effective output impedance of a CAT660 circuit is approximately:

$$R_{circuit} \approx R_{out\ 660} + (4 \times ESR_{C1}) + ESR_{C2}$$

# CAT660

## Typical Applications

### Voltage Inversion Positive-to-Negative

The CAT660 easily provides a negative supply voltage from a positive supply in the system. Figure 18 shows a typical circuit. The LV pin may be left floating for positive input voltages at or above 3.3 V.





Figure 18. Voltage Inverter

### Positive Voltage Doubler

The voltage doubler circuit shown in Figure 19 gives  $V_{OUT} = 2 \times V_{IN}$  for input voltages from 2.5 V to 5.5 V.



\*SCHOTTKY DIODE IS FOR START-UP ONLY

Figure 19. Voltage Doubler

# CAT660

## Precision Voltage Divider

A precision voltage divider is shown in Figure 20. With very light load currents under 100 nA, the voltage at pin 2 will be within 0.002% of  $V^+/2$ . Output voltage accuracy decreases with increasing load.




Figure 20. Precision Voltage Divider (Load  $\leq 100 \text{ nA}$ )

## Battery Voltage Splitter

Positive and negative voltages that track each other can be obtained from a battery. Figure 21 shows how a 9 V battery can provide symmetrical positive and negative voltages equal to one-half the battery voltage.




Figure 21. Battery Splitter

# CAT660

## Cascade Operation for Higher Negative Voltages

The CAT660 can be cascaded as shown in Figure 22 to generate more negative voltage levels. The output resistance is approximately the sum of the individual CAT660 output resistance.

$V_{OUT} = -N \times V_{IN}$ , where N represents the number of cascaded devices.




Figure 22. Cascading to Increase Output Voltage

## Parallel Operation

Paralleling CAT660 devices will lower output resistance. As shown in Figure 23, each device requires its own pump capacitor, C1, but the output reservoir capacitor is shared with all devices. The value of C2 should be increased by a factor of N, where N is the number of devices.

The output impedance of the combined CAT660's is:

$$R_{OUT} \text{ (Of "N" CAT660's)} = \frac{R_{OUT} \text{ (Of the CAT660)}}{N \text{ (Number of devices)}}$$





Figure 23. Paralleling Devices Reduce Output Resistance

# CAT660


## PACKAGE DIMENSIONS

SOIC 8, 150 mils  
CASE 751BD-01  
ISSUE O




TOP VIEW

SYMBOL	MIN	NOM	MAX
A	1.35		1.75
A1	0.10		0.25
b	0.33		0.51
c	0.19		0.25
D	4.80		5.00
E	5.80		6.20
E1	3.80		4.00
e	1.27 BSC		
h	0.25		0.50
L	0.40		1.27
$\theta$	0°		8°



SIDE VIEW



END VIEW

**Notes:**

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MS-012.

# CAT660


## PACKAGE DIMENSIONS

PDIP-8, 300 mils  
CASE 646AA-01  
ISSUE A




SYMBOL	MIN	NOM	MAX
A			5.33
A1	0.38		
A2	2.92	3.30	4.95
b	0.36	0.46	0.56
b2	1.14	1.52	1.78
c	0.20	0.25	0.36
D	9.02	9.27	10.16
E	7.62	7.87	8.25
E1	6.10	6.35	7.11
e	2.54 BSC		
eB	7.87		10.92
L	2.92	3.30	3.80

TOP VIEW



SIDE VIEW




END VIEW

**Notes:**


- (1) All dimensions are in millimeters.
- (2) Complies with JEDEC MS-001.

# CAT660

## Example of Ordering Information (Note 6)



4. All packages are RoHS-compliant (Lead-free, Halogen-free).
5. The standard lead finish is Matte-Tin.
6. The device used in the above example is a CAT660EVA-T3 (SOIC, Tape & Reel, 3,000/Reel).
7. For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ON Semiconductor and  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
**Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
**Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
**Email:** [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**N. American Technical Support:** 800-282-9855 Toll Free  
USA/Canada  
**Europe, Middle East and Africa Technical Support:**  
Phone: 421 33 790 2910  
**Japan Customer Focus Center**  
Phone: 81-3-5773-3850

**ON Semiconductor Website:** [www.onsemi.com](http://www.onsemi.com)

**Order Literature:** <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative