

# BTS5012SDA

Smart High-Side Power Switch

PROFET™

One Channel

Automotive Power



Never stop thinking

## Table of Contents

<b>1</b>	<b>Overview</b> .....	<b>3</b>
<b>2</b>	<b>Block Diagram and Terms</b> .....	<b>5</b>
2.1	Block Diagram .....	5
2.2	Terms .....	5
<b>3</b>	<b>Pin Configuration</b> .....	<b>6</b>
3.1	Pin Assignment BTS5012SDA .....	6
3.2	Pin Definitions and Functions .....	6
<b>4</b>	<b>General Product Characteristics</b> .....	<b>7</b>
4.1	Absolute Maximum Ratings .....	7
4.2	Thermal Resistance .....	8
<b>5</b>	<b>Power Stages</b> .....	<b>9</b>
5.1	Input Circuit .....	9
5.2	Output On-State Resistance .....	10
5.3	Output Inductive Clamp .....	11
5.3.1	Maximum Load Inductance .....	11
5.4	Electrical Characteristics .....	13
<b>6</b>	<b>Protection Functions</b> .....	<b>15</b>
6.1	Overload Protection .....	15
6.2	Short circuit impedance .....	16
6.3	Reverse Polarity Protection - Reversave™ .....	17
6.4	Overvoltage Protection .....	18
6.5	Loss of Ground Protection .....	18
6.6	Loss of Vbb Protection .....	18
6.7	Electrical Characteristics .....	19
<b>7</b>	<b>Diagnosis</b> .....	<b>21</b>
7.1	Electrical Characteristics .....	23
<b>8</b>	<b>Package Outlines</b> .....	<b>24</b>
<b>9</b>	<b>Revision History</b> .....	<b>25</b>

**Smart High-Side Power Switch  
PROFET™  
One Channel**


**BTS5012SDA**



## 1 Overview

### Features

- Part of scalable product family
- Load current sense
- Reversave™
- Very low standby current
- Current controlled input pin
- Improved electromagnetic compatibility (EMC)
- Fast demagnetization of inductive loads
- Stable behavior at under-voltage
- Green Product (RoHS compliant)
- AEC Qualified



**PG-TO252-5-11**

Operating voltage	$V_{bb(on)}$	5.5 .. 20 V
Minimum overvoltage protection	$V_{ON(CL)}$	39 V
Maximum on-state resistance at $T_j = 150\text{ °C}$	$R_{DS(ON)}$	24 mΩ
Nominal load current	$I_{L(nom)}$	6.5 A
Minimum current limitation	$I_{L4(SC)}$	65 A
Maximum stand-by current for whole device with load at $T_j = 25\text{ °C}$	$I_{bb(OFF)}$	6 μA

The BTS5012SDA is a one channel high-side power switch in PG-TO252-5-11 package providing embedded protective functions.

The power transistor is built by a N-channel vertical power MOSFET with charge pump. The design is based on Smart SIPMOS chip on chip technology.

The BTS5012SDA has a current controlled input and offers a diagnostic feedback with load current sense and a defined fault signal in case of overload operation, overtemperature shutdown and/or short circuit shutdown.

Type	Package	Marking
BTS5012SDA	PG-TO252-5-11	5012SDA

### Protective Functions

- Reversave™, channel switches on in case of reverse polarity
- Reverse battery protection without external components
- Short circuit protection with latch
- Overload protection
- Multi-step current limitation
- Thermal shutdown with restart
- Overvoltage protection (including load dump)
- Loss of ground protection
- Loss of  $V_{bb}$  protection (with external diode for charged inductive loads)
- Electrostatic discharge protection (ESD)

### Diagnostic Functions

- Proportional load current sense (with defined fault signal in case of overload operation, overtemperature shutdown and/or short circuit shutdown)
- Open load detection in ON-state by load current sense

### Applications

- $\mu$ C compatible high-side power switch with diagnostic feedback for 12 V grounded loads
- All types of resistive, inductive and capacitive loads
- Most suitable for loads with high inrush currents, so as lamps
- Replaces electromechanical relays, fuses and discrete circuits

## 2 Block Diagram and Terms

### 2.1 Block Diagram




Figure 1 Block Diagram

### 2.2 Terms

Following figure shows all terms used in this data sheet.





Figure 2 Terms

### 3 Pin Configuration

#### 3.1 Pin Assignment BTS5012SDA



TO252-5.emf

Figure 3 Pin Configuration

#### 3.2 Pin Definitions and Functions

Pin	Symbol	Function
1	OUT	<b>Output;</b> output to the load; pin 1 and 5 must be externally shorted. <sup>1)</sup>
2	IN	<b>Input;</b> activates the power switch if shorted to ground.
3	$V_{bb}$	<b>Supply Voltage;</b> positive power supply voltage; tab and pin 3 are internally shorted.
4	IS	<b>Sense Output;</b> Diagnostic feedback; provides at normal operation a sense current proportional to the load current; in case of overload, overtemperature and/or short circuit a defined current is provided (see <a href="#">Table 1 "Truth Table" on Page 21</a> ).
5	OUT	<b>Output;</b> output to the load; pin 1 and 5 must be externally shorted. <sup>1)</sup>
TAB	$V_{bb}$	<b>Supply Voltage;</b> positive power supply voltage; tab and pin 3 are internally shorted.

1) Not shorting all outputs will considerably increase the on-state resistance, reduce the peak current capability, the clamping capability and decrease the current sense accuracy.

## 4 General Product Characteristics

### 4.1 Absolute Maximum Ratings

#### Absolute Maximum Ratings <sup>1)</sup>

$T_j = 25\text{ °C}$  (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values		Unit	Conditions
			Min.	Max.		

#### Supply Voltages

4.1.1	Supply voltage	$V_{bb}$	-16	38	V	–
4.1.2	Supply voltage for short circuit protection (single pulse) <sup>2)</sup>	$V_{bb(SC)}$	0	20	V	–
4.1.3	Supply Voltage for Load Dump protection <sup>3)</sup>	$V_{bb(LD)}$	–	45	V	$R_I = 2\ \Omega$ , $R_L = 1.5\ \Omega$ ,

#### Logic Pins

4.1.4	Voltage at input pin	$V_{bIN}$	-16	63	V	–
4.1.5	Current through input pin	$I_{IN}$	-140	15	mA	–
4.1.6	Voltage at current sense pin	$V_{bIS}$	-16	63	V	–
4.1.7	Current through sense pin	$I_{IS}$	-140	15	mA	–
4.1.8	Input voltage slew rate <sup>4)</sup>	$dV_{bIN}/dt$	-20	20	V/ $\mu$ s	–

#### Power Stages

4.1.9	Load current <sup>5)</sup>	$I_L$	-	$I_{L(SC)}$	A	–
4.1.10	Maximum energy dissipation per channel (single pulse)	$E_{AS}$	-	0.2	J	$V_{bb} = 12\text{ V}$ , $I_{L(0)} = 20\text{ A}$ , $T_{j(0)} = 150\text{ °C}$

#### Temperatures

4.1.11	Junction temperature	$T_j$	-40	150	°C	–
4.1.12	Storage temperature	$T_{stg}$	-55	150	°C	–

#### ESD Susceptibility

4.1.13	ESD susceptibility HBM Pin 2 (IN) Pin 4 (IS) Pin1/5 (OUT)	$V_{ESD}$	-2 -2 -4	2 2 4	kV	according to EIA/JESD 22-A 114B
--------	--------------------------------------------------------------------	-----------	----------------	-------------	----	---------------------------------------

1) Not subject to production test, specified by design.

2) Short circuit is defined as a combination of remaining resistances and inductances. See [Figure 13](#).

3) Load Dump is specified in ISO 7637,  $R_I$  is the internal resistance of the Load Dump pulse generator.

4) Slew rate limitation can be achieved by means of using a series resistor for the small signal driver or in series in the input path. A series resistor  $R_{IN}$  in the input path is also required for reverse operation at  $V_{bb} \leq -16\text{V}$ . See also [Figure 14](#).

5) Current limitation is a protection feature. Operation in current limitation is considered as “outside” normal operating range. Protection features are not designed for continuous repetitive operation.

*Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as “outside” normal operating range. Protection functions are not designed for continuous repetitive operation.

## 4.2 Thermal Resistance

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Typ.	Max.		
4.2.1	Junction to Case <sup>1)</sup>	$R_{thjc}$	–	–	1.3	K/W	–
4.2.2	Junction to Ambient <sup>1)</sup> free air	$R_{thja}$	–	80	–	K/W	–
	device on PCB <sup>2)</sup>		–	45	–		
	device on PCB <sup>3)</sup>		–	22	–		

- 1) Not subject to production test, specified by design.
- 2) Device mounted on PCB (50 mm x 50 mm x 1.5mm epoxy, FR4) with 6 cm<sup>2</sup> copper heatsinking area (one layer, 70 μm thick) for  $V_{bb}$  connection. PCB is vertical without blown air.
- 3) Specified  $R_{thJA}$  value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70μm Cu, 2 x 35μm Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.




## 5 Power Stages

The power stage is built by a N-channel vertical power MOSFET (DMOS) with charge pump.

### 5.1 Input Circuit

**Figure 4** shows the input circuit of the BTS5012SDA. The current source to  $V_{bb}$  ensures that the device switches off in case of open input pin. The zener diode protects the input circuit against ESD pulses.



**Figure 4** Input Circuit

A high signal at the required external small signal transistor pulls the input pin to ground. A logic supply current  $I_{IN}$  is flowing and the power DMOS switches on with a dedicated slope, which is optimized in terms of EMC emission.



**Figure 5** Switching a Load (resistive)

## 5.2 Output On-State Resistance

The on-state resistance  $R_{DS(ON)}$  depends on the supply voltage as well as the junction temperature  $T_j$ . **Figure 6** shows these dependencies for the typical on-state resistance. The voltage drop in reverse polarity mode is described in **Section 6.3**.




Figure 6 Typical On-State Resistance




Figure 7 Typical Output Voltage Drop Limitation

### 5.3 Output Inductive Clamp

When switching off inductive loads, the output voltage  $V_{OUT}$  drops below ground potential due to the involved inductance ( $-di_L/dt = -v_L/L$ ;  $-V_{OUT} \cong -V_L$ ).




Figure 8 Output Clamp

To prevent destruction of the device, there is a voltage clamp mechanism implemented that keeps the voltage drop across the device at a certain level ( $V_{ON(CL)}$ ). See [Figure 8](#) and [Figure 9](#) for details. The maximum allowed load inductance is limited.




Figure 9 Switching an Inductance

#### 5.3.1 Maximum Load Inductance

While de-energizing inductive loads, energy has to be dissipated in the BTS5012SDA. This energy can be calculated via the following equation:

$$E = V_{ON(CL)} \cdot \left[ \frac{V_{bb} - |V_{ON(CL)}|}{R_L} \cdot \ln \left( 1 + \frac{R_L \cdot I_L}{|V_{ON(CL)}| - V_{bb}} \right) + I_L \right] \cdot \frac{L}{R_L}$$

In the event of de-energizing very low ohmic inductances ( $R_L \approx 0$ ) the following, simplified equation can be used:

$$E = \frac{1}{2} L I_L^2 \cdot \frac{|V_{ON(CL)}|}{|V_{ON(CL)}| - V_{bb}}$$

The energy, which is converted into heat, is limited by the thermal design of the component. For given starting currents the maximum allowed inductance is therefore limited. See [Figure 10](#) for the maximum allowed inductance at  $V_{bb}=12V$ .




Figure 10 Maximum load inductance for single pulse,  $T_{j(0)} \leq 150^\circ\text{C}$ .

## 5.4 Electrical Characteristics

$V_{bb} = 12\text{ V}$ ,  $T_j = -40 \dots 150\text{ °C}$  (unless otherwise specified) Typical values are given at  $V_{bb} = 12\text{ V}$ ,  $T_j = 25\text{ °C}$

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Typ.	Max.		

### General

5.4.1	Operating voltage <sup>1)</sup>	$V_{bb(\text{on})}$	5.5	-	20	V	$V_{\text{IN}} = 0\text{ V}$
5.4.2	Undervoltage shutdown <sup>2)</sup>	$V_{\text{bIN(u)}}$	-	2.5	3.5	V	$T_j = 25\text{ °C}$
5.4.3	Undervoltage restart of charge pump	$V_{\text{bb(ucp)}}$	-	4	5.5	V	-
5.4.4	Operating current	$I_{\text{IN}}$	-	1.4	2.2	mA	-
5.4.5	Stand-by current $T_j = -40\text{ °C}$ , $T_j = 25\text{ °C}$ $T_j = 150\text{ °C}$	$I_{\text{bb(OFF)}}$	- - -	3 9	6 16	μA	$I_{\text{IN}} = 0\text{ A}$

### Input characteristics

5.4.6	Input current for turn-on	$I_{\text{IN(on)}}$	-	1.4	2.2	mA	$V_{\text{bIN}} \geq V_{\text{bb(ucp)}} - V_{\text{IN}}$
5.4.7	Input current for turn-off	$I_{\text{IN(off)}}$	-	-	30	μA	-

### Output characteristics

5.4.8	On-state resistance $T_j = 25\text{ °C}$ $T_j = 150\text{ °C}$ $V_{\text{bb}} = 5.5\text{ V}$ , $T_j = 25\text{ °C}$ $V_{\text{bb}} = 5.5\text{ V}$ , $T_j = 150\text{ °C}$	$R_{\text{DS(ON)}}$	- - - -	12 21 15 27	- 24 - 32	mΩ	$V_{\text{IN}} = 0\text{ V}$ , $I_{\text{L}} = 7.5\text{ A}$ , (Tab to pin 1 and 5)
5.4.9	Output voltage drop limitation at small load currents	$V_{\text{ON(NL)}}$	-	30	65	mV	-
5.4.10	Nominal load current (Tab to pin 1 & 5) <sup>3) 4)</sup>	$I_{\text{L(nom)}}$	6.5	8	-	A	$T_a = 85\text{ °C}$ , $V_{\text{ON}} \leq 0.5\text{ V}$ , $T_j \leq 150\text{ °C}$
5.4.11	Output clamp	$V_{\text{ON(CL)}}$	39	42	-	V	$I_{\text{L}} = 40\text{ mA}$ , $T_j = 25\text{ °C}$
5.4.12	Inverse current output voltage drop <sup>2) 5)</sup> (Tab to pin 1 and 5) $T_j = 25\text{ °C}$ $T_j = 150\text{ °C}$	$-V_{\text{ON(inv)}}$	- -	800 600	- -	mV	$I_{\text{L}} = -7.5\text{ A}$ , $R_{\text{IS}} = 1\text{ kΩ}$

### Timings

5.4.13	Turn-on time to 90% $V_{\text{OUT}}$	$t_{\text{ON}}$	-	250	500	μs	$R_{\text{L}} = 2.2\text{ Ω}$
5.4.14	Turn-off time to 10% $V_{\text{OUT}}$	$t_{\text{OFF}}$	-	250	500	μs	$R_{\text{L}} = 2.2\text{ Ω}$
5.4.15	Turn-on delay after inverse operation <sup>2)</sup>	$t_{\text{d(inv)}}$	-	1	-	ms	$V_{\text{bb}} > V_{\text{OUT}}$ , $V_{\text{IN(inv)}} =$ $V_{\text{IN(fwd)}} = 0\text{ V}$

$V_{bb} = 12\text{ V}$ ,  $T_j = -40 \dots 150\text{ °C}$  (unless otherwise specified) Typical values are given at  $V_{bb} = 12\text{ V}$ ,  $T_j = 25\text{ °C}$

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Typ.	Max.		
5.4.16	Slew rate On 25% to 50% $V_{OUT}$	$(dV/dt)_{ON}$	-	0.3	0.6	V/ $\mu$ s	$R_L = 2.2\ \Omega$ ,
5.4.17	Slew rate Off 50% to 25% $V_{OUT}$	$-(dV/dt)_{OFF}$	-	0.3	0.6	V/ $\mu$ s	$R_L = 2.2\ \Omega$ ,

- 1) Please mind the limitations of the embedded protection functions. See [Chapter 4.1](#) and [Chapter 6](#) for details.
- 2) Not subject to production test, specified by design
- 3) Device mounted on PCB (50 mm x 50 mm x 1.5mm epoxy, FR4) with 6 cm<sup>2</sup> copper heatsinking area (one layer, 70  $\mu$ m thick) for  $V_{bb}$  connection. PCB is vertical without blown air.
- 4) Not subject to production test, parameters are calculated from  $R_{DS(ON)}$  and  $R_{th}$
- 5) During inverse operation ( $I_L < 0\text{ A}$ ,  $V_{bIN} > 0\text{ V}$ ), a current through the intrinsic body diode causing a voltage drop of  $V_{ON(inv)}$  results in a delayed switch on with a time delay  $t_{d(inv)}$  after the transition from inverse to forward operation. A sense current  $I_{IS(fault)}$  can be provided by the pin IS until standard forward operation is reached.


*Note: Characteristics show the deviation of parameter at the given supply voltage and junction temperature.  
Typical values show the typical parameters expected from manufacturing.*

## 6 Protection Functions

The device provides embedded protective functions. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as “outside” normal operating range. Protection functions are neither designed for continuous nor repetitive operation.

### 6.1 Overload Protection

The load current  $I_L$  is limited by the device itself in case of overload or short circuit to ground. There are multiple steps of current limitation  $I_{L(SC)}$  which are selected automatically depending on the voltage drop  $V_{ON}$  across the power DMOS. Please note that the voltage at the OUT pin is  $V_{bb} - V_{ON}$ . **Figure 11** shows the dependency for a typical device.



**Figure 11 Typical Current Limitation**

Depending on the severity of the short condition as well as on the battery voltage the resulting voltage drop across the device varies.

Whenever the resulting voltage drop  $V_{ON}$  exceeds the short circuit detection threshold  $V_{ON(SC)}$ , the device will switch off immediately and latch until being reset via the input. The  $V_{ON(SC)}$  detection functionality is activated, when  $V_{bIN} > 10V$  typ. and the blanking time  $t_{d(SC1)}$  expired after switch on.

In the event that either the short circuit detection via  $V_{ON(SC)}$  is not activated or that the on chip temperature sensor senses overtemperature before the blanking time  $t_{d(SC1)}$  expired, the device switches off resulting from overtemperature detection. After cooling down with thermal hysteresis, the device switches on again. The device will react as during normal switch on triggered by the input signal. Please refer to **Figure 12** and **Figure 19** for details.




Figure 12 Overload Behavior

## 6.2 Short circuit impedance

The capability to handle single short circuit events depends on the battery voltage as well as on the primary and secondary short impedance. Figure 13 outlines allowable combinations for a single short circuit event of maximum, secondary inductance for given secondary resistance.





Figure 13 Short circuit



### 6.3 Reverse Polarity Protection - Reversave™

The device can not block a current flow in reverse polarity condition. In order to minimize power dissipation, the device offers Reversave™ functionality. In reverse polarity condition the channel will be switched on provided a sufficient gate to source voltage is generated  $V_{GS} \approx V_{Rbb}$ . Please refer to Figure 14 for details.



Reverse.emf

Figure 14 Reverse battery protection

Additional power is dissipated by the integrated  $R_{bb}$  resistor. Use following formula for estimation of overall power dissipation  $P_{diss(rev)}$  in reverse polarity mode.

$$P_{diss(rev)} \approx R_{ON(rev)} \cdot I_L^2 + R_{bb} \cdot I_{Rbb}^2$$

For reverse battery voltages up to  $V_{bb} < 16V$  the pin IN or the pin IS should be low ohmic connected to signal ground. This can be achieved e.g. by using a small signal diode D in parallel to the input switch or by using a small signal MOSFET driver. For reverse battery voltages higher then  $V_{bb} = 16V$  an additional resistor  $R_{IN}$  is recommended. The overall current through  $R_{bb}$  should not be above 80 mA.

$$\frac{1}{R_{IN}} + \frac{1}{R_{IS}} = \frac{0.08A}{|V_{bb}| - 12V}$$

Note: No protection mechanism is active during reverse polarity. The IC logic is not functional.

### 6.4 Overvoltage Protection

Beside the output clamp for the power stage as described in [Section 5.3](#) there is a clamp mechanism implemented for all logic pins. See [Figure 15](#) for details.



Figure 15 Overvoltage Protection

### 6.5 Loss of Ground Protection

In case of complete loss of the device ground connections the BTS5012SDA securely changes to or remains in off state.

### 6.6 Loss of $V_{bb}$ Protection

In case of complete loss of  $V_{bb}$  the BTS5012SDA remains in off state.

In case of loss of  $V_{bb}$  connection with charged inductive loads a current path with load current capability has to be provided, to demagnetize the charged inductances. It is recommended to use a diode, a Z-diode, or a varistor ( $V_{ZL} + V_D < 30\text{ V}$  or  $V_{Zb} + V_D < 16\text{ V}$  if  $R_{IN} = 0$ ). For higher clamp voltages currents through IN and IS have to be limited to  $-120\text{ mA}$ . Please refer to [Figure 16](#) for details.




Figure 16 Loss of  $V_{bb}$

## 6.7 Electrical Characteristics

$V_{bb} = 12\text{ V}$ ,  $T_j = -40 \dots 150\text{ °C}$  (unless otherwise specified) Typical values are given at  $V_{bb} = 12\text{ V}$ ,  $T_j = 25\text{ °C}$

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Typ.	Max.		

### Overload Protection

6.7.1	Load current limitation <sup>1) 2)</sup> $T_j = -40\text{ °C}$ $T_j = +25\text{ °C}$ $T_j = +150\text{ °C}$	$I_{L4(SC)}$	- - 65	110 105 90	140 - -	A	$V_{ON} = 4\text{ V}$ , (Tab to pin 1 and 5)
6.7.2	Load current limitation <sup>1) 2)</sup> $T_j = -40\text{ °C}$ $T_j = +25\text{ °C}$ $T_j = +150\text{ °C}$	$I_{L6(SC)}$	- - 50	95 90 75	130 - -	A	$V_{ON} = 6\text{ V}$ , (Tab to pin 1 and 5)
6.7.3	Load current limitation <sup>2)</sup> $T_j = -40\text{ °C}$ $T_j = +25\text{ °C}$ $T_j = +150\text{ °C}$	$I_{L12(SC)}$	- - 40	90 80 70	120 - -	A	$V_{ON} = 12\text{ V}$ , $t_m = 170\text{ }\mu\text{s}$ , (Tab to pin 1 and 5)
6.7.4	Load current limitation <sup>1) 2)</sup> $T_j = -40\text{ °C}$ $T_j = +25\text{ °C}$ $T_j = +150\text{ °C}$	$I_{L18(SC)}$	- - 27	50 45 40	70 - -	A	$V_{ON} = 18\text{ V}$ , (Tab to pin 1 and 5)
6.7.5	Load current limitation <sup>1) 2)</sup> $T_j = -40\text{ °C}$ $T_j = +25\text{ °C}$ $T_j = +150\text{ °C}$	$I_{L24(SC)}$	- - 16	30 30 25	50 - -	A	$V_{ON} = 24\text{ V}$ , (Tab to pin 1 and 5)
6.7.6	Load current limitation <sup>1) 2)</sup> $T_j = -40\text{ °C}$ $T_j = +25\text{ °C}$ $T_j = +150\text{ °C}$	$I_{L30(SC)}$	- - -	20 20 20	- - -	A	$V_{ON} = 30\text{ V}$ , (Tab to pin 1 and 5)
6.7.7	Short circuit shutdown detection voltage <sup>1)</sup>	$V_{ON(SC)}$	2.5	3.5	4.5	V	$V_{BIN} > 10\text{ V typ.}$ , $T_j = 25\text{ °C}$
6.7.8	Short circuit shutdown delay after input current pos. slope <sup>3)</sup>	$t_{d(SC1)}$	200	650	1200	$\mu\text{s}$	$V_{ON} > V_{ON(SC)}$
6.7.9	Thermal shut down temperature	$T_{j(SC)}$	150	165 <sub>1)</sub>	-	$^{\circ}\text{C}$	-
6.7.10	Thermal hysteresis <sup>1)</sup>	$\Delta T_j$	-	10	-	K	-

### Reverse Polarity

6.7.11	On-State resistance in case of reverse polarity $V_{bb} = -8\text{ V}$ , $T_j = 25\text{ °C}$ <sup>1)</sup> $V_{bb} = -8\text{ V}$ , $T_j = 150\text{ °C}$ <sup>1)</sup> $V_{bb} = -12\text{ V}$ , $T_j = 25\text{ °C}$ $V_{bb} = -12\text{ V}$ , $T_j = 150\text{ °C}$	$R_{ON(rev)}$	- - - -	14 24 13.5 23	- 33 - 30	m $\Omega$	$V_{IN} = 0\text{ V}$ , $I_L = -7.5\text{ A}$ , $R_{IS} = 1\text{ k}\Omega$ , (pin 1 and 5 to TAB)
6.7.12	Integrated resistor in $V_{bb}$ line	$R_{bb}$	-	100	150	$\Omega$	$T_j = 25\text{ °C}$

Protection Functions

$V_{bb} = 12\text{ V}$ ,  $T_j = -40 \dots 150\text{ °C}$  (unless otherwise specified) Typical values are given at  $V_{bb} = 12\text{ V}$ ,  $T_j = 25\text{ °C}$

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Typ.	Max.		
<b>Overvoltage</b>							
6.7.13	Overvoltage protection	$V_Z$				V	$I_{bb} = 15\text{ mA}$
	Input pin	$V_{Z,IN}$	63	-	-	V	
	Sense pin	$V_{Z,IS}$	63	-	-	V	

- 1) Not subject to production test, specified by design
- 2) Short circuit current limit for max. duration of  $t_{d(SC1)}$ , prior to shutdown, see also [Figure 12](#).
- 3) min. value valid only if input "off-signal" time exceeds 30  $\mu\text{s}$


## 7 Diagnosis

For diagnosis purpose, the BTS5012SDA provides an IntelliSense signal at the pin IS.

The pin IS provides during normal operation a sense current, which is proportional to the load current as long as  $V_{bIS} > 5V$ . The ratio of the output current is defined as  $k_{ILIS} = I_L / I_{IS}$ . During switch-on no current is provided, until the forward voltage drops below  $V_{ON} < 1V$  typ. The output sense current is limited to  $I_{IS(lim)}$ .

The pin IS provides in case of any fault conditions a defined fault current  $I_{IS(fault)}$  as long as  $V_{bIS} > 8V$ . Fault conditions are overcurrent ( $V_{ON} > 1V$  typ.), current limit or overtemperature switch off.

The pin IS provides no current during open load in ON and de-energisation of inductive loads.



**Figure 17 Block Diagram: Diagnosis**

**Table 1 Truth Table**

Parameter	Input Current Level	Output Level	Current Sense $I_{IS}$
Normal operation	L <sup>1)</sup> H <sup>1)</sup>	L H	$\approx 0$ ( $I_{IS(LL)}$ ) nominal
Overload	L H	L H	$\approx 0$ ( $I_{IS(LL)}$ ) $I_{IS(fault)}$
Short circuit to GND	L H	L L	$\approx 0$ ( $I_{IS(LL)}$ ) $I_{IS(fault)}$
Overtemperature	L H	L L	$\approx 0$ ( $I_{IS(LL)}$ ) $I_{IS(fault)}$
Short circuit to $V_{bb}$	L H	H H	$\approx 0$ ( $I_{IS(LL)}$ ) < nominal <sup>2)</sup>
Open load	L H	Z <sup>1)</sup> H	$\approx 0$ ( $I_{IS(LL)}$ ) $\approx 0$ ( $I_{IS(LH)}$ )

1) H = "High" Level, L = "Low" Level, Z = high impedance, potential depends on external circuit

2) Low ohmic short to  $V_{bb}$  may reduce the output current  $I_L$  and therefore also the sense current  $I_{IS}$ .

The accuracy of the provided current sense ratio ( $k_{ILIS} = I_L / I_{IS}$ ) depends on the load current. Please refer to [Figure 18](#) for details. A typical resistor  $R_{IS}$  of 1 k $\Omega$  is recommended.




Figure 18 Current sense ratio  $k_{ILIS}$ <sup>1)</sup>

Details about timings between the diagnosis signal  $I_{IS}$ , the forward voltage drop  $V_{ON}$  and the load current  $I_L$  in ON-state can be found in [Figure 19](#).

*Note: During operation at low load current and at activated forward voltage drop limitation the “two level control” of  $V_{ON(NL)}$  can cause a sense current ripple synchronous to the “two level control” of  $V_{ON(NL)}$ . The ripple frequency increases at reduced load currents.*




Figure 19 Timing of Diagnosis Signal in ON-state

1) The curves show the behavior based on characterization data. The marked points are specified in this Datasheet in [Section 7.1](#) (Position 7.1.1).

## 7.1 Electrical Characteristics

$V_{bb} = 12\text{ V}$ ,  $T_j = -40 \dots 150\text{ °C}$  (unless otherwise specified) Typical values are given at  $V_{bb} = 12\text{ V}$ ,  $T_j = 25\text{ °C}$

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Typ.	Max.		
<b>Load Current Sense</b>							
7.1.1	Current sense ratio, static on-condition $I_L = 30\text{ A}$ $I_L = 7.5\text{ A}$ $I_L = 2.5\text{ A}$ $I_L = 0.5\text{ A}$ $I_{IN} = 0$ (e.g. during de energizing of inductive loads) <sup>1)</sup>	$k_{ILIS}$	-	10	-	k	$V_{IN} = 0\text{ V}$ , $I_{IS} < I_{IS(lim)}$
			8.4	10	11.3		
			8.0	10	12		
			7.2	10	14		
			4.8	12	21.5		
			disabled			-	-
7.1.2	Sense saturation current <sup>1)</sup>	$I_{IS(lim)}$	4.0	6	7.5	mA	$V_{ON} < 1\text{ V}$ , typ.
7.1.3	Sense current under fault conditions	$I_{IS(fault)}$	4.0	5.2	7.5	mA	$V_{ON} > 1\text{ V}$ , typ.
7.1.4	Current sense leakage current	$I_{IS(LL)}$	-	0.1	0.5	$\mu\text{A}$	$I_{IN} = 0$
7.1.5	Current sense offset current	$I_{IS(LH)}$	-	0.1	1	$\mu\text{A}$	$V_{IN} = 0$ , $I_L \leq 0$
7.1.6	Current sense settling time to 90% $I_{IS\_stat.}$ <sup>1)</sup>	$t_{son(IS)}$	-	350	700	$\mu\text{s}$	$I_L = 0 \text{ } \square \text{ } 20\text{ A}$
7.1.7	Current sense settling time to 90% $I_{IS\_stat.}$ <sup>1)</sup>	$t_{slc(IS)}$	-	50	100	$\mu\text{s}$	$I_L = 10 \text{ } \square \text{ } 20\text{ A}$
7.1.8	Fault-Sense signal delay after input current positive slope	$t_{delay(fault)}$	200	650	1200	$\mu\text{s}$	$V_{ON} > 1\text{ V}$ , typ.

1) Not subject to production test, specified by design

## 8 Package Outlines




Figure 20 PG-TO252-5-11

### Green Product

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": <http://www.infineon.com/packages>.

Dimensions in mm



## 9 Revision History

Version	Date	Changes
Datasheet Rev. 1.1	2008-11-04	<a href="#">Page 13</a> : Parameter <b>IIN(off)</b> updated from maximum 10 $\mu$ A to maximum 30 $\mu$ A.
Datasheet Rev. 1.0	2008-01-22	Initial version of datasheet

**Edition 2008-11-04**

**Published by  
Infineon Technologies AG  
81726 Munich, Germany**

**© 2008 Infineon Technologies AG  
All Rights Reserved.**

### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

### **Information**

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

### **Warnings**

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

[www.infineon.com](http://www.infineon.com)