1MHz, PWM Controlled,
Step-Up DC/DC Converter, Ceramic Capacitor Compatible

## GENERAL DESCRIPTION

The XC9119D01A series is 1 MHz , PWM controlled step-up DC/DC converter, designed to allow the use of ceramic capacitors. With a built-in $2.0 \Omega$ switching transistor, the XC9119D01A series can easily provide a step-up operation by using only a coil, a diode, a capacitor, and a resistor, connected externally.
Since output voltage up to 19.5 V (Maximum Lx operating voltage: 20 V ) can be derived with reference voltage supply of 1.0 V $( \pm 2.0 \%)$ and external components, the series can easily supply high voltage for various general-purpose power supplies, LCD panels and organic EL displays.
With a high switching frequency of 1.0 MHz , a low profile and small board area solution can be achieved using a chip coil and an ultra small ceramic output capacitor.
With the current limit function ( 400 mA (TYP.): VDD=3.6V), a peak current, which flows through built-in driver transistors can be limited. Soft-start time can be adjusted by external resistors and capacitors. The stand-by function enables the output to be turned off (CE 'L'), that is, the supply current will be less than $1.0 \mu \mathrm{~A}$.

## APPLICATIONS

Organic electroluminescene display (OELD)
-Power supplies for LCD panels

- Various general-purpose power supplies


## FEATURES

| Operating Voltage Range | $2.5 \mathrm{~V} \sim 6.0 \mathrm{~V}$ |
| :---: | :---: |
| Output Voltage Range | : Up to 19.5 V externally set-up <br> : Reference voltage $1.0 \mathrm{~V} \pm 2.0 \%$ |
| Oscillation Frequency | : $1.0 \mathrm{MHz} \pm 20 \%$ |
| ON Resistance | : $2.0 \Omega$ (Vdd: $3.6 \mathrm{~V}, \mathrm{Vds}: 0.4 \mathrm{~V}$ ) |
| Efficiency | $\begin{aligned} & : 86 \% \\ & (\text { Vout=15V, VDD=3.6V, lout=10mA) } \end{aligned}$ |
| Control | : PWM control |
| Stand-by function | : $\mathrm{STB}=1.0 \mu \mathrm{~A}$ (MAX.) |
| Load Capacitor | : Low ESR cap. such as a ceramic capacitor compatible |
| Ultra Small Packages | : SOT-25, USP-6C |
| Lx Limit Current | 400mA (VDD:3.6V) |

## -TYPICAL APPLICATION CIRCUIT

## TYPICAL PERFORMANCE CHARACTERISTICS

OEfficiency vs. Output Current
XC9119D10A


## -PIN CONFIGURATION




USP-6C (BOTTOM VIEW)
*The dissipation pad for the USP-6C package should be solder-plated in recommended mount pattern and metal masking so as to enhance mounting strength and heat resistance. If the pad needs to be connected to other pins, it should be connected to the VSS pin.

PIN ASSIGNMENT

| PIN NUMBER |  | PIN NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| SOT-25 | USP-6C |  |  |
| 1 | 2 | VSS | Ground |
| 2 | 3 | FB | Voltage Feedback |
| 3 | 1 | CE/SS | Chip Enable/ Soft Start |
| 4 | 6 | VDD | Power Input |
| 5 | 4 | NC | No Connection |
| - | 5 |  |  |

## ■CE PIN FUNCTION

| CE/SS PIN | OPERATIONAL STATE |
| :---: | :---: |
| H | Operation |
| L | Shut-down |

## PRODUCT CLASSIFICATION

-Ordering Information
XC9119D(1) (2) (3)(4) (5)

| DESIGNATOR | DESCRIPTION | SYMBOL | DESCRIPTION |
| :---: | :---: | :---: | :--- |
| (1) (2) | Reference Voltage | 10 | $:$ FB voltage |
| (3) | Oscillation Frequency | A | $: 1 \mathrm{MHz}$ |
|  | Package | M | $:$ SOT-25 |
|  |  | Device Orientation | R |
|  |  |  | USP-6C |
|  |  | Embossed tape, standard feed |  |

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| PARAMETER |  | SYMBOL | RATINGS | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| VDD Pin Voltage |  | VDD | Vss - $0.3 \sim 7.0$ | V |
| Lx Pin Voltage |  | VLx | Vss - $0.3 \sim 22.0$ | V |
| FB Pin Voltage |  | VFB | Vss - $0.3 \sim 7.0$ | V |
| CE Pin Voltage |  | Vce | Vss - $0.3 \sim 7.0$ | V |
| Lx Pin Current |  | ILx | 1000 | mA |
| Power Dissipation | SOT-25 | Pd | 250 | mW |
|  | USP-6C |  | 100 |  |
| Operating Temperature Range |  | Topr | $-40 \sim+85$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range |  | Tstg | $-55 \sim+125$ | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

XC9119D10AMR
$\mathrm{Ta}=25^{\circ} \mathrm{C}$

| PARAMETER | SYMBOL | CONDITIONS | MIN. | TYP. | MAX. | UNIT | $\begin{gathered} \text { CIRCUI } \\ \mathrm{T} \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FB Voltage | VFB | - | 0.980 | 1.000 | 1.020 | V | (1) |
| Line Regulation | $\begin{gathered} \Delta \mathrm{V}_{\mathrm{FB} /} \\ \Delta \mathrm{VIN}^{\prime} \cdot \mathrm{V}_{\mathrm{FB}} \end{gathered}$ | $2.5 \leqq \mathrm{VDD}$ ¢ 6.0 V | - | 0.05 | 0.20 | \%/V | (1) |
| Supply Voltage | Vdd | - | 2.5 | - | 6.0 | V | (1) |
| Operation Start-up Voltage | Vst1 | lout $=0 \mathrm{~mA}$ | - | - | 2.5 | V | (2) |
| Supply Current 1 | IDD1 |  | - | 450 | 700 | $\mu \mathrm{A}$ | (2) |
| Supply Current 2 | IDD2 | $\mathrm{FB}=2.0 \mathrm{~V}$ | - | 55 | 110 | $\mu \mathrm{A}$ | (2) |
| Stand-by Current | IstB | $\mathrm{VcE}=0 \mathrm{~V}$ | - | - | 1.0 | $\mu \mathrm{A}$ | (3) |
| Oscillation Frequency | FOSC | Same as IDD1 | 0.8 | 1.0 | 1.2 | MHz | (2) |
| Maximum Duty Ratio | MAXDTY | Same as IDD1 | 86 | 92 | 98 | \% | (2) |
| Efficiency (*1) | EFFI | $\begin{gathered} \mathrm{VIN}=\mathrm{VDD}=3.6 \mathrm{~V}, \mathrm{VOUT}=15 \mathrm{~V}, \\ \text { IOUT }=10 \mathrm{~mA} \end{gathered}$ | - | 86 | - | \% | (1) |
| Current Limit | ILIM | $\mathrm{V} D \mathrm{~d}=3.6 \mathrm{~V}$ | 310 | 400 | 750 | mA | (4) |
| Lx Operating Voltage Range | VLx | Vout $=18 \mathrm{~V}$ | - | - | 20.0 | V | (1) |
| Lx Switch On Resistance | Rswon | VdD=3.6V, VLx=0.4V, Rpull $=10 \Omega$ | - | 2.0 | 4.0 | $\Omega$ | $\alpha$ |
| Lx Leak Current | ILxL | Same as Istb | - | - | 1 | $\mu \mathrm{A}$ | (3) |
| CE "High" Voltage | Vcen | Applied voltage to CE when Lx pin voltage holding "H"'L" level | 0.65 | - | - | V | (2) |
| CE "Low" Voltage | Vcel | Applied voltage to CE when Lx pin voltage holding " H " level | - | - | 0.20 | V | (2) |
| Soft-Start <br> Threshold Voltage | Vsst | FB=0.95V, Applied voltage to CE when Lx voltage holding " H " L " level | 1.3 | 1.6 | 1.9 | V | (2) |
| CE "High" Current | ICEH | Same as IDD2 | -0.1 | - | 0.1 | $\mu \mathrm{A}$ | (3) |
| CE "Low" Current | ICEL | Same as Istb | -0.1 | - | 0.1 | $\mu \mathrm{A}$ | (3) |
| FB "High" Current | IfBH | Same as IDD2 | -0.1 | - | 0.1 | $\mu \mathrm{A}$ | (3) |
| FB "Low" Current | IFBL | Same as Istb | -0.1 | - | 0.1 | $\mu \mathrm{A}$ | (3) |

Test Condition: Unless otherwise stated, VIN=3.0V, VCE $=3.0 \mathrm{~V}$, Vpull $=5.0 \mathrm{~V}$, Rpull $=100 \Omega$. NOTE:
*1: EFFI=\{(output voltage $\times$ output current) / (input voltage) $\times$ (input current) $\times 100$

## ■TYPICAL APPLICATION CIRCUIT



## ■OPERATIONAL EXPLANATION

The XC9119D10A series consists of a reference voltage source, ramp wave circuit, error amplifier, PWM comparator, phase compensation circuit, driver transistor, current limiter circuit and others. The series ICs compare, using the error amplifier, the voltage of the internal reference voltage source with the feedback voltage from the FB pin. Phase compensation is performed on the resulting error amplifier output, to input a signal to the PWM comparator to determine the turn-on time during switching. The PWM comparator compares, in terms of voltage level, the signal from the error amplifier with the ramp wave from the ramp wave circuit, and delivers the resulting output to the buffer drive circuit to cause the Lx pin to output a switching duty cycle. This process is continuously performed to ensure stable output voltage. The current feedback circuit detects the N -channel MOS driver transistor's current for each switching operation, and modulates the error amplifier output signal to provide multiple feedback signals. This enables a stable feedback loop even when a low ESR capacitor, such as a ceramic capacitor, is used, ensuring stable output voltage.

## <Reference Voltage Source>

The reference voltage source provides the reference voltage to ensure stable output voltage of the IC.
<Ramp Wave Circuit>
The ramp wave circuit determines switching frequency. The 1 MHz (TYP.) of frequency is fixed internally. Clock pulses generated in this circuit are used to produce ramp waveforms needed for PWM operation.
<Error Amplifier>
The error amplifier is designed to monitor output voltage. The amplifier compares the reference voltage with the FB pin voltage. When a voltage lower than the reference voltage is fed back, the output voltage of the error amplifier increases. Gain and frequency characteristics of the error amplifier output are fixed internally as an optimize signal.

## <Current Limit >

The current limit circuit of the XC9119D10A series monitors the current flowing through the N-channel MOS driver transistor connected to the Lx pin, and features a combination of the constant-current type current limit mode and the duty cycle limit of the next pulse.
(1)When the driver current is greater than a specific level, the constant-current type current limit function operates to turn off the pulses from the Lx pin at any given timing.
(2) The IC controls the next pulse to be smaller than the first pulse.


## <CE Pin Function>

The operation of the XC9119D10A series will enter into the shut down mode when a low level signal is input to the CE pin. During the shut down mode, the supply current is $0 \mu \mathrm{~A}$ (TYP.), with high impedance at the Lx pin. The IC starts its operation with a high level signal to the CE pin. The input to the CE pin is a CMOS input and the sink current is $0 \mu \mathrm{~A}$ (TYP.). The hysteresis between the chip enable and the chip disable is 50 mV (TYP.).
<Soft-Start Time>
Soft-start function operates when capacitors and resistors are connected to the CE/SS pin. With the Vref voltage limited by the CE/SS pin start-up voltage and applying the input to the error amps, the operation maintains a balance between the two inputs of the error amps. and controls the Lx pin's ON time so that it doesn't increase more than is necessary. Depending of current limit function, load current, step-up ratio, and external components, the IC takes about 500uS to 5 mS to attain the setting voltage after applying the CE 'H' voltage even though the RSS is $0 \Omega$ and a soft start capacitor Css is not connected. (For a numerical constant, please refer to Note on Use.) For longer soft-start time, please connect RSS and CSS. Soft-start function operates while the CE pin voltage is between OV to around 1.9 V . Please be noted that if the CE/SS pin voltage does not start from OV but is in intermediate potential when the power is turned on etc., soft start function may lose an effect and that will cause a high inrush current and ripple voltage.

## OPERATIONAL EXPLANATION (Continued)

<CE/SS (Pin No. 4): Chip Enable / Soft-Start Pin>
Pin No. 4 can be used as in either chip enable (CE) pin or soft-start (SS) pin. The IC takes about 5 mS at most to attain the setting voltage after starting operation (CE ' H ') even though the Rss is $0 \Omega$ and the Css is not connected.
Soft-start function is good for setting a longer time than the start-up time when the Rss is $0 \Omega$ and the Css is not connected. Soft-start operates while the CE pin voltage increases from OV to around 1.9 V . The following equation is used with the values of Vcont voltage, the Rss and the Css.
$T=-\operatorname{Css} \times R s s \times \ln \{(V$ cont -1.6$) / V$ cont $\}$

## - Start-up waveform

when the Rss is $0 \Omega$ and the Css is not connected


Ex.) When Css=0.1uF, Rss=220k $\Omega$, Vcont=5V, $T=-0.1 e-6 \times 220 \mathrm{e} 3 \times \ln \{(5-1.6) / 5\}=8.48 \mathrm{mS}$


Ex.) Reference Circuit 1: N-ch Open Drain


Ex.) Reference Circuit 2: CMOS Logic (Low Supply Current)


Ex.) Reference Circuit 3: CMOS Logic (Low Supply Current), Quick-Off


## OPERATIONAL EXPLANATION (Continued)

<Lx (Pin No. 1): Switch Pin>

Please connect the anode of an Schottky barrier diode and inductor to the Lx pin.
<FB (Pin No. 3): Voltage Feedback Pin>
The reference voltage is 1.0 V (TYP.). Output voltage is approximated by the following equation according to the value for two resistors (RFB1 and RFB2). The sum of the two resistors should be $1 \mathrm{M} \Omega$ or less.
Vout $=$ RFB1 $/$ RFB2 +1
Output voltage should be set as to fill Vout<(Maximum value of VLx) - (VF of Schottky diode).
Please adjust the CFB value of the speed-up capacitor for phase compensation so that $f z f b=1 /(2 \pi x$ CFB $\times$ RFB1) will be about 500 Hz . According to the usage, adjusting the inductance value, the load capacity value, and so on to the most suitable operation.

Typical example:

| Vout <br> $(\mathrm{V})$ | RFB1 <br> $(\mathrm{k} \Omega)$ | $R_{F B 2}$ <br> $(\mathrm{k} \Omega)$ | CFB <br> $(\mathrm{pF})$ |
| :---: | :---: | :---: | :---: |
| 3.3 | 300 | 130 | 1000 |
| 5.0 | 300 | 75 | 1000 |
| 7.0 | 180 | 30 | 1800 |
| 10.0 | 270 | 30 | 1200 |
| 15.0 | 510 | 36 | 510 |
| 18.0 | 510 | 30 | 510 |

<VDD (Pin No. 5): Power Supply Pin>
Please connect an input by-pass capacitor (CIN).

## - Application Information

<Obtaining VDD from other source than ViN>
In case that the input voltage VIN and power source VDD in the step-up circuit are isolated, the circuit starts step-up operations with the input voltage less than 2.5 V when voltage from 2.5 V to 6.0 V is applied to the power source. Please connect more than 1 uF of CDD between the VDD pin and the Vss pin as close as possible.

Ex.) When Vdd $=3.6 \mathrm{~V}, \mathrm{~V} \operatorname{IN}=1.8 \mathrm{~V}$, $\mathrm{Vout}=5.0 \mathrm{~V}$ ( $\mathrm{RFB} 1=300 \mathrm{k} \Omega$, $\mathrm{RFB}_{2}=75 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{FB}}=1000 \mathrm{pF}, \mathrm{CL}=10 \mathrm{uF}$ ), the IC can operate up to lout $=40 \mathrm{~mA}$.


## NOTES ON USE

1. Please do not exceed the value of stated absolute maximum ratings.
2. The DC/DC converter performance is greatly influenced by not only the ICs' characteristics, but also by those of the external components. Care must be taken when selecting the external components.
3. Make sure that the PCB GND traces are as thick as possible, as variations in ground potential caused by high ground currents at the time of switching may result in instability of the IC.
4. Please mount each external component as close to the IC as possible and use thick, short connecting traces to reduce the circuit impedance.
5. Please set up the output voltage value so that the Lx pin voltage does not exceed 20 V .

Circuit (1)


Circuit (2)


Circuit (4)


1. The measurement method of $L x$ On resistance RSWON

Using the circuit (2), Lx On resistance can be measured by adjusting Vpull voltage to set Lx voltage VLx $x 0.4 \mathrm{~V}$ when the driver transistor is ON. The oscilloscope is used for measuring the Lx voltage when the driver transistor is ON.
Rswon $=0.4 /\{($ Vpull -0.4$) / 10\}$
2. The measurement method of current limit ILIM

Using the circuit (4), current limit ILIM can be calculate by the equation including Vpull voltage when FB voltage is decreased while Vpull voltage is adjusted and Lx voltage VLx when the driver transistor is ON. The oscilloscope is used for measuring the Lx voltage when the driver transistor is ON.
ILIM=(Vpull - VLx) / Rpull

## -TYPICAL PERFORMANCE CHARACTERISTICS

## (1) Output Voltage vs. Output Current


$\mathrm{VIN}=\mathrm{VDD}=\mathrm{VCE}, \mathrm{L}=22 \mathrm{uH}(\mathrm{CDRH} 4 \mathrm{D} 18 \mathrm{C})$ SD:XB01B04ABR,CIN=CL=4.7uF(Ceramic)

(2) Efficiency vs. Output Current
VOUT=5V
$\mathrm{VIN}=\mathrm{VDD}=\mathrm{VCE}, \mathrm{L}=4.7 \mathrm{uH}(\mathrm{CDRH} 4 \mathrm{D} 18 \mathrm{C})$ SD:XB01B04ABR,CIN=CL=4.7UF(Ceramic)

$\mathrm{VIN}=\mathrm{VDD}=\mathrm{VCE}, \mathrm{L}=22 \mathrm{uH}(\mathrm{CDRH} 4 \mathrm{D} 18 \mathrm{C})$ SD:XB01B04ABR,CIN=CL=4.7uF(Ceramic)


VIN=VDD=VCE,L=22uH(CDRH4D18C) SD:XB01B04ABR,CIN=CL=4.7uF(Ceramic)


Output Current: lout (mA)


## ■TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

## (2) Efficiency vs. Output Current (Continued)



## VOUT $=15 \mathrm{~V}$

$\mathrm{VIN}=\mathrm{VDD}=\mathrm{VCE}=3.6 \mathrm{~V}, \mathrm{~L}: \mathrm{CDRH} 4 \mathrm{D} 18 \mathrm{C}$ $S D: X B 01 B 04 A B R, C I N=C L=4.7 \mathrm{uF}$ (Ceramic)

(3) Ripple Voltage vs. Output Current

$\mathrm{VIN}=\mathrm{VDD}=\mathrm{VCE}, \mathrm{L}=4.7 \mathrm{uH}$ (CDRH4D18C)

VIN=VDD=VCE,L=22uH(CDRH4D18C) $S D: X B 01 B 04 A B R, C I N=C L=4.7 \mathrm{uF}($ Ceramic $)$


## -TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

(3) Ripple Voltage vs. Output Current (Continued)

## VOUT $=15 \mathrm{~V}$

$\mathrm{VIN}=\mathrm{VDD}=\mathrm{VCE}, \mathrm{L}=22 \mathrm{uH}(\mathrm{CDRH} 4 \mathrm{D} 18 \mathrm{C})$ SD:XB01B04ABR,CIN=CL=4.7uF(Ceramic)

(4) Maximum Output Current vs. Input Voltage

(6) Supply Current 1 vs. Supply Voltage


(5) Feedback Voltage vs. Chip Enable Voltage

(7) Supply Current 2 vs. Supply Voltage


## -TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

(8) Oscillation Frequency vs. Supply Voltage

(10) Stan-by Current vs. Supply Voltage

(12) Current Limit vs. Supply Voltage

(9) Maximum Duty Cycle vs. Supply Voltage

(11) Lx ON Resistance vs. Supply Voltage

(13) Feedback Voltage vs. Supply Voltage


■TYPICAL PERFORMANCE CHARACTERISTICS (Continued)
(14) CE 'H' Voltage vs. Supply Voltage

(16) Load Transient Response


Time ( $0.2 \mathrm{msec} / \mathrm{div}$ )

(15) CE 'L' Voltage vs. Supply Voltage



## ■TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

(17) Maximum Output Current vs. Input Voltage

VOUT $=15 \mathrm{~V}$

SD:XB01B04ABR,L=22uH(CDRH4D18C)


$$
\mathrm{VOUT}=5 \mathrm{~V}
$$

SD:XB01B04ABR,L=4.7uH(CDRH4D18C)


## PACKAGING INFORMATION

-SOT-25


USP-6C


## REFERENCE PATTERN LAYOUT DIMENSIONS

-USP-6C


Note: Recommended metal mask design


## MARKING RULE

-SOT-25

(1) Represents product series

| MARK | PRODUCT SERIES |  |
| :---: | :---: | :---: |
|  | L | XC9119xxxxMx |

(2) Represents Lx overvoltage limit

| MARK | Lx OVERVOLTAGE LIMIT | PRODUCT SERIES |
| :---: | :---: | :---: |
| D | Not Available | XC9119DxxxMx |

(3) Represents oscillation frequency

| MARK | OSCILLATION FREQUENCY | PRODUCT SERIES |
| :---: | :---: | :---: |
| A | 1 MHz | XC9119xxxAMx |

(4) Represents production lot number

0 to 9 and $A$ to $Z$, or inverted characters 0 to 9 and $A$ to $Z$ repeated.
(G, I, J, O, Q, W excepted)
(1) Represents product series

| MARK | PRODUCT SERIES |
| :---: | :---: |
| V | XC9119xxxxDx |

Represents Lx overvoltage limit

| MARK | Lx OVERVOLTAGE LIMIT | PRODUCT SERIES |
| :---: | :---: | :---: |
| D | Not Available | XC9119DxxxDx |

(3)4) Represents FB voltage

| MARK |  | FB VOLTAGE (V) | PRODUCT SERIES |
| :---: | :---: | :---: | :---: |
| $(3)$ | $4)$ |  |  |
| 1 | 0 |  |  |

(5) Represents oscillation frequency

| MARK | OSCILLATION FREQUENCY | PRODUCT SERIES |
| :---: | :---: | :---: |
| A | 1 MHz | XC9119xxxADx |

(6) Represents production lot number

0 to 9 and A to Z repeated ( $\mathrm{G}, \mathrm{I}, \mathrm{J}, \mathrm{O}, \mathrm{Q}, \mathrm{W}$ excepted)

* No character inversion used.

1. The products and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this catalog is up to date.
2. We assume no responsibility for any infringement of patents, patent rights, or other rights arising from the use of any information and circuitry in this catalog.
3. Please ensure suitable shipping controls (including fail-safe designs and aging protection) are in force for equipment employing products listed in this catalog.
4. The products in this catalog are not developed, designed, or approved for use with such equipment whose failure of malfunction can be reasonably expected to directly endanger the life of, or cause significant injury to, the user.
(e.g. Atomic energy; aerospace; transport; combustion and associated safety equipment thereof.)
5. Please use the products listed in this catalog within the specified ranges.

Should you wish to use the products under conditions exceeding the specifications, please consult us or our representatives.
6. We assume no responsibility for damage or loss due to abnormal use.
7. All rights reserved. No part of this catalog may be copied or reproduced without the prior permission of Torex Semiconductor Ltd.

## TOREX SEMICONDUCTOR LTD.

