

16-Mbit (1M x 16 / 2M x 8) Static RAM

Features

■ TSOP I package configurable as 1M × 16 or 2M x 8 SRAM

■ Very high speed: 45 ns ■ Temperature ranges

□ Industrial: –40°C to +85°C □ Automotive-A: -40°C to +85°C

■ Wide voltage range: 2.20 V to 3.60 V

■ Ultra-low standby power

Typical standby current: 1.5 μA Maximum standby current: 12 μA

■ Ultra-low active power

□ Typical active current: 2.2 mA at f = 1 MHz

■ Easy memory expansion with \overline{CE}_1 , \overline{CE}_2 , and \overline{OE} Features

■ Automatic power-down when deselected

■ CMOS for optimum speed and power

■ Offered in Pb-free 48-Ball VFBGA and 48-Pin TSOP I packages


Functional Description

The CY62167EV30 is a high performance CMOS static RAM organized as 1M words by 16 bits or 2M words by 8 bits. This device features an advanced circuit design that provides an ultra low active current. Ultra low active current is ideal for providing More Battery Life™ (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that reduces power consumption by 99 percent when addresses are not toggling. Place the device into standby $\underline{\text{mod}}$ e when deselected ($\overline{\text{CE}}_1$ HIGH or $\overline{\text{CE}}_2$ LOW or both $\overline{\text{BHE}}$ and BLE are HIGH). The input and output pins (I/O₀ through I/O₁₅) are placed in a high impedance state when: the device is deselected (\overline{CE}_1 HIGH or CE_2 LOW), outputs are disabled (\overline{OE} HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or a write operation is in progress (\overline{CE}_1 LOW, CE_2 HIGH and \overline{WE} LOW).

To write to the device, take Chip Enables (CE₁ LOW and CE₂ HIGH) and Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇) is written into the location specified on the address pins (A₀ through A₁₉). If Byte High Enable (BHE) is LOW, then data from the I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A_0 through A_{19}).

To read from the device, take Chip Enables (\overline{CE}_1 LOW and \overline{CE}_2 HIGH) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appears on I/O₀ to I/O₇. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O_8 to I/O_{15} . See the "Truth Table" on page 11 for a complete description of read and write modes.

For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Design Guidelines.



Cypress Semiconductor Corporation Document #: 38-05446 Rev. *I

198 Champion Court

San Jose, CA 95134-1709 Revised August 13, 2010

408-943-2600





Contents

Pin Configuration	3
Product Portfolio	3
Maximum Ratings	4
Operating Range	4
Electrical Characteristics	4
Capacitance	4
Thermal Resistance	5
Data Retention Characteristics	6
Switching Characteristics	7
Switching Waveforms	
Truth Table	

Ordering Information	12
Ordering Code Definition	
Package Diagrams	
Acronyms	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	16
Products	16
PSoC Solutions	16



Pin Configuration

Figure 1. 48-Ball VFBGA (6 x 8 x 1mm) Top View [1, 2]





Figure 2. 48-Pin TSOP I Top View [2, 3]



Product Portfolio

							ı	Power Di	ssipation	1						
Product	Range	V _{CC} Range (V)		V _{CC} Range (V)		inge V _{CC} Range (Voc Range (V)		Speed (ns)	Operating I _{CC} (mA)			.)	Standby I _{SB2}	
					` '	f = 1 MH		1 MHz f = f _{max}		(μ A)						
		Min	Typ ^[4]	Max		Typ ^[4] Max		Typ ^[4]	Max	Typ ^[4]	Max					
CY62167EV30LL	Industrial/Auto-A	2.2	3.0	3.6	45	2.2	4.0	25	30	1.5	12					

- Ball H6 for the VFBGA package can be used to upgrade to a 32M density.
- 2. NC pins are not connected on the die.
- 3. The BYTE pin in the 48-pin TSOPI package has to be tied to V_{CC} to use the device as a 1M X 16 SRAM. The 48-pin TSOPI package can also be used as a 2M X 8 SRAM by tying the BYTE signal to V_{SS}. In the 2M x 8 configuration, Pin 45 is A20, while BHE, BLE and I/O₈ to I/O₁₄ pins are not used.
- 4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC}(typ), T_A = 25 °C.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage temperature-65°C to + 150 °C Ambient temperature with power applied –55 °C to + 125 °C Supply voltage to ground

potential-0.3 V to 3.9 V V_{CC (max)} + 0.3 V DC voltage applied to outputs in High Z state $^{[5,\ 6]}$ -0.3 V to 3.9 V V $_{CC\ (max)}$ + 0.3 V

DC input voltage ^[5, 6] –0.3 V to 3	.9 V (V _{CC} (max) + 0.3 V
Output current into outputs (LOW)	20 mA
Static discharge voltage(MIL-STD-883, Method 3015)	>2001 V
Latch-up current	>200 mA

Operating Range

Device	Range	Ambient Temperature	V _{cc} ^[7]
CY62167EV30LL	Industrial/ Auto-A	–40 °C to +85 °C	2.2 V to 3.6 V

Electrical Characteristics

Over the Operating Range

Dougrantes	Description	Took C	anditions	45 ns	(Industr	ial/Auto-A)	Unit
Parameter	Description	lest C	Test Conditions			Max	Unit
V _{OH}	Output HIGH voltage	2.2 ≤ V _{CC} ≤ 2.7	$I_{OH} = -0.1 \text{ mA}$	2.0	_	_	V
		2.7 ≤ V _{CC} ≤ 3.6	$I_{OH} = -1.0 \text{ mA}$	2.4	_	_	V
V_{OL}	Output LOW voltage	2.2 ≤ V _{CC} ≤ 2.7	I _{OL} = 0.1 mA	_	_	0.4	V
		2.7 ≤ V _{CC} ≤ 3.6	I _{OL} = 2.1 mA	_	_	0.4	V
V_{IH}	Input HIGH voltage	2.2 ≤ V _{CC} ≤ 2.7		1.8	_	$V_{CC} + 0.3 V$	V
		$2.7 \le V_{CC} \le 3.6$		2.2	_	V _{CC} + 0.3 V	V
V_{IL}	Input LOW voltage	2.2 ≤ V _{CC} ≤ 2.7		-0.3	_	0.6	V
		2.7 ≤ V _{CC} ≤ 3.6	For VFBGA package	-0.3	_	0.8	V
			For TSOP I package	-0.3	_	0.7 ^[9]	V
I _{IX}	Input leakage current	$GND \le V_1 \le V_{CC}$	$GND \le V_1 \le V_{CC}$			+1	μΑ
I _{OZ}	Output leakage current	GND \leq V _O \leq V _{CC} , (Output disabled	– 1	_	+1	μΑ
I _{CC}	V _{CC} operating supply	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CC}(max)$	-	25	30	mA
	current	f = 1 MHz	I _{OUT} = 0 mA CMOS levels	_	2.2	4.0	mA
I _{SB1}	Automatic power down current—CMOS inputs	or (BHE and BLE) $\frac{1}{2}$ $V_{IN} \ge V_{CC} - 0.2V$, $V_{IN} \ge V_{CC} = 0.2V$	$ \begin{array}{l} \text{CE}_1 \geq \text{V}_{\text{CC}} - \underline{0.2} \text{V or CE}_2 \leq 0.2 \text{V} \\ \text{or (BHE and BLE)} \geq \text{V}_{\text{CC}} - 0.2 \text{V}, \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.2 \text{V}, \text{V}_{\text{IN}} \leq 0.2 \text{V}) \\ \text{f} = \text{f}_{\text{max}} (\text{address and data only}), \\ \text{f} = 0 (\text{OE}, \text{and} \text{WE}), \\ \text{V}_{\text{CC}} = \text{V}_{\text{CC}} (\text{max}) \\ \end{array} $			12	μΑ
I _{SB2} ^[10]	Automatic power down current—CMOS inputs		or V _{IN} <u><</u> 0.2 V,	-	1.5	12	μА

Capacitance

Parameter ^[11]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz},$	10	pF
C _{OUT}	Output capacitance	$V_{CC} = V_{CC(typ)}$	10	pF


- 5. $V_{IL}(min) = -2.0 \text{ V}$ for pulse durations less than 20 ns.
- 6. $V_{IH}(max) = V_{CC} + 0.75 \text{ V for pulse durations less than 20 ns.}$
- 7. Full Device AC operation assumes a 100 μ s ramp time from 0 to V_{CC} (min) and 200 μ s wait time after V_{CC} stabilization. 8. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC}(typ), T_A = 25 °C.
- 9. Under DC conditions the device meets a V_{IL} of 0.8 V. However, in dynamic conditions Input LOW Voltage applied to the device must not be higher than 0.7 V. This is applicable to TSOP I package only.
- 10. Chip enables ($\overline{\text{CE}}_1$ and CE_2), byte enables ($\overline{\text{BHE}}$ and $\overline{\text{BLE}}$) and $\overline{\text{BYTE}}$ must be tied to CMOS levels to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.
- 11. Tested initially and after any design or process changes that may affect these parameters.




Thermal Resistance

Parameter ^[12]	Description	Test Conditions	VFBGA (6 x 8 x 1mm)	TSOP I	Unit
Θ_{JA}		Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	55	60	°C/W
Θ _{JC}	Thermal resistance (Junction to case)		16	4.3	°C/W

Figure 3. AC Test Loads and Waveforms





Equivalent to: THÉVENIN EQUIVALENT

Parameters	2.2 V to 2.7 V	2.7 V to 3.6 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.20	1.75	V

OUTPUT -

Note

^{12.} Tested initially and after any design or process changes that may affect these parameters.




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions		Min	Typ ^[13]	Max	Unit	
V_{DR}	V _{CC} for data retention				1.5	-	-	V
I _{CCDR} ^[14]	Data retention current	V_{CC} = 1.5 V to 3.0 V, $\overline{CE}_1 \ge V_{CC} - 0.2$ V or $CE_2 \le 0.2$ V or (BHE and BLE) $\ge V_{CC} - 0.2$ V, $V_{IN} \ge V_{CC} - 0.2$ V or $V_{IN} \le 0.2$ V	Industrial	48-pin TSOP I	_	_	8	μА
		V_{CC} = 1.5 V, $\overline{CE}_1 \ge V_{CC} - 0.2$ V or $CE_2 \le 0.2$ V or (BHE and BLE) $\ge V_{CC} - 0.2$ V,	Industrial	Other packages	-	-	10	μΑ
		$V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	Auto-A	All packages	_	_	10	μΑ
t _{CDR} ^[15]	Chip deselect to data retention time				0	-	ı	1
t _R ^[16]	Operation recovery time				45	-	_	ns

Figure 4. Data Retention Waveform



^{13.} Typical values <u>are</u> included for reference onl<u>y and are not guaranteed</u> or tested. Typical values are measured at V_{CC} = V_{CC}(typ), T_A = 25 °C.

14. Chip enables (CE₁ and CE₂), byte enables (BHE and BLE) and BYTE must be tied to CMOS levels to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.

15. Tested initially and after any design or process changes that may affect these parameters.

16. <u>Full device</u> operation requires <u>linear</u> V_{CC} ramp from V_{DR} to V_{CC}(min) ≥ 100 μs or stable at V_{CC}(min) ≥ 100 μs.

17. BHE.BLE is the AND of both BHE and BLE. Deselect the chip by either disabling the chip enable signals or by disabling both BHE and BLE.



Switching Characteristics

Parameter ^[18, 19]	Described on	45 ns (Indus	45 ns (Industrial/Auto-A)			
Parameter	Description	Min	Max	Unit		
READ CYCLE						
t _{RC}	Read cycle time	45	_	ns		
t _{AA}	Address to data valid	_	45	ns		
t _{OHA}	Data hold from address change	10	_	ns		
t _{ACE}	CE ₁ LOW and CE ₂ HIGH to data valid	_	45	ns		
t _{DOE}	OE LOW to data valid	_	22	ns		
t _{LZOE}	OE LOW to LOW Z ^[20]	5	_	ns		
t _{HZOE}	OE HIGH to High Z ^[20, 21]	_	18	ns		
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to Low Z ^[20]	10	_	ns		
t _{HZCE}	CE ₁ HIGH and CE ₂ LOW to High Z ^[20, 21]	_	18	ns		
t _{PU}	CE ₁ LOW and CE ₂ HIGH to power-up	0	_	ns		
t _{PD}	CE ₁ HIGH and CE ₂ LOW to power-down	_	45	ns		
t _{DBE}	BLE / BHE LOW to data valid	_	45	ns		
t _{LZBE}	BLE / BHE LOW to Low Z ^[20]	10	_	ns		
t _{HZBE}	BLE / BHE HIGH to HIGH Z ^[20, 21]		18	ns		
WRITE CYCLE ^[22]		<u>, </u>	•			
t _{WC}	Write cycle time	45	_	ns		
t _{SCE}	CE ₁ LOW and CE ₂ HIGH to write end	35	_	ns		
t _{AW}	Address setup to write end	35	_	ns		
t _{HA}	Address hold from write end	0	_	ns		
t _{SA}	Address setup to write start	0	_	ns		
t _{PWE}	WE pulse width	35	_	ns		
t _{BW}	BLE / BHE LOW to write end	35	_	ns		
t _{SD}	Data setup to write end	25	_	ns		
t _{HD}	Data hold from write end	0	_	ns		
t _{HZWE}	WE LOW to High Z ^[20, 21]	_	18	ns		
t _{LZWE}	WE HIGH to Low Z ^[20]	10	-	ns		

^{18.} Test conditions for all parameters other than tristate parameters assume signal transition time of 1 V/ns, timing reference levels of V_{CC}(typ)/2, input pulse levels of 0 to V_{CC}(typ), and output loading of the specified l_{OL}/l_{OH} as <u>shown in "AC Test Loads and Waveforms"</u> on page 5.

19. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. See application note AN13842 for further clarification.

20. At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZDE} is less than t_{LZOE}, and t_{HZWE} for any device.

21. t_{HZCE}, t_{HZCE}, t_{HZDE}, and t_{HZWE} transitions are measured when the outputs enter a high impedance state.

22. The internal write time of the memory is defined by the overlap of WE, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.



Switching Waveforms

Figure 5. Read Cycle No. 1 (Address Transition Controlled) $[^{23,\,24}]$





Figure 6. Read Cycle No. 2 ($\overline{\text{OE}}$ Controlled)[24, 25]



^{23.} The device is continuously selected. \overline{OE} , $\overline{CE}_1 = V_{IL}$, \overline{BHE} , \overline{BLE} or both = V_{IL} , and $CE_2 = V_{IH}$.

^{24.} $\overline{\text{WE}}$ is HIGH for read cycle.

^{25.} Address valid before or similar to $\overline{\text{CE}}_1$, $\overline{\text{BHE}}$, $\overline{\text{BLE}}$ transition LOW and $\overline{\text{CE}}_2$ transition HIGH.



Switching Waveforms (continued)

Figure 7. Write Cycle No. 1 (WE Controlled)[26, 27, 28]





Figure 8. Write Cycle No. 2 (CE₁ or CE₂ Controlled)^[26, 28]



26. The internal write time of the memory is defined by the overlap of WE, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals <u>can</u> terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write 27. Data I/O is high impedance if OE = V_{IH}.

^{28.} If $\overline{\text{CE}}_1$ goes HIGH and CE_2 goes LOW simultaneously with $\overline{\text{WE}}$ = V_{IH} , the output remains in a high impedance state.

^{29.} During this period the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)





Figure 9. Write Cycle No. 3 (WE controlled, OE LOW)[30]

Figure 10. Write Cycle No. 4 ($\overline{\rm BHE/BLE}$ controlled, $\overline{\rm OE}$ LOW) $^{[30]}$



^{30.} If CE_1 goes HIGH and CE_2 goes LOW simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state. 31. During this period the I/Os are in output state. Do not apply input signals.



Truth Table

CE ₁	CE ₂	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	X ^[32]	Х	Х	Х	Х	High Z	Deselect/Power-down	Standby (I _{SB})
X ^[32]	L	X	Χ	Х	Χ	High Z	Deselect/Power-down	Standby (I _{SB})
X ^[32]	X ^[32]	X	Χ	Н	Ι	High Z	Deselect/Power-down	Standby (I _{SB})
L	Ι	Ι	Ш	L	Ш	Data Out (I/O ₀ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	Н	L	Data Out (I/O ₀ –I/O ₇); High Z (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	L	L	Н	High Z (I/O ₀ –I/O ₇); Data Out (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	Ι	Ι	Ι	L	Η	High Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	Н	L	High Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	L	L	High Z	Output disabled	Active (I _{CC})
L	Н	L	Χ	L	L	Data In (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})
L	Н	L	Х	Н	L	Data In (I/O ₀ –I/O ₇); High Z (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})
L	Η	L	Х	L	Н	High Z (I/O ₀ –I/O ₇); Data In (I/O ₈ –I/O ₁₅)	Write Active (I _{CC})	


Note
32. The 'X' (Don't care) state for the chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted



Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62167EV30LL-45BVI	51-85150	48-ball VFBGA (6 × 8 × 1 mm)	Industrial
	CY62167EV30LL-45BVXI	51-85150	48-ball VFBGA (6 × 8 × 1 mm) (Pb-free)	
	CY62167EV30LL-45ZXI	51-85183	48-pin TSOP I (Pb-free)	
	CY62167EV30LL-45BVXA	51-85150	48-ball VFBGA (6 × 8 × 1 mm) (Pb-free)	Automotive-A
	CY62167EV30LL-45ZXA	51-85183	48-pin TSOP I (Pb-free)	


Ordering Code Definition






Package Diagrams

Figure 11. 48-Ball VFBGA (6 x 8 x 1 mm), 51-85150






51-85150-*E



Figure 12. 48-Pin TSOP I (12 mm × 18.4 mm × 1.0 mm), 51-85183



Acronyms

Acronym	Description
BHE	byte high enable
BLE	byte low enable
CMOS	complementary metal oxide semiconductor
CE	chip enable
I/O	input/output
ŌĒ	output enable
SRAM	static random access memory
TSOP	thin small outline package
VFBGA	very fine ball grid array
WE	write enable



Document History Page

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
**	202600	AJU	01/23/2004	New Data Sheet	
*A	463674	NXR	See ECN	Converted from Advance Information to Preliminary Removed 'L' bin and 35 ns speed bin from product offering Modified Data sheet to include x8 configurability. Changed ball E3 in FBGA pinout from DNU to NC Changed the $I_{\rm SB2(Typ)}$ value from 1.3 μA to 1.5 μA Changed the $I_{\rm CC(Max)}$ value from 40 mA to 25 mA Changed Vcc stabilization time in footnote #9 from 100 μs to 200 μs Changed the AC Test Load Capacitance value from 50 pF to 30 pF Corrected typo in Data Retention Characteristics (tR) from 100 μs to tRC ns Changed to $I_{\rm LZOE}$, $I_{\rm LZOE}$, and $I_{\rm LZWE}$ from 6 ns to 10 ns Changed $I_{\rm LZOE}$ from 3 ns to 5 ns. Changed $I_{\rm HZOE}$, $I_{\rm HZDE}$, $I_{\rm HZBE}$, and $I_{\rm HZWE}$ from 15 ns to 18 ns Changed $I_{\rm SCE}$, $I_{\rm AW}$, and $I_{\rm BW}$ from 40 ns to 35 ns Changed $I_{\rm SD}$ from 20 ns to 25 ns Updated 48 ball FBGA Package Information. Updated the Ordering Information table	
*B	469169	NSI	See ECN	Minor Change: Moved to external web	
*C	1130323	VKN	See ECN	Converted from preliminary to final Changed I_{CC} max spec from 2.8 mA to 4.0 mA for f=1MHz Changed I_{CC} typ spec from 22 mA to 25 mA for f=f _{max} Changed I_{CC} max spec from 25 mA to 30 mA for f=f _{max} Added V_{IL} spec for TSOP I package and footnote# 9 Added footnote# 10 related to I_{SB2} and I_{CCDR} Changed I_{SB1} and I_{SB2} spec from 8.5 μ A to 12 μ A Changed I_{CCDR} spec from 8 μ A to 10 μ A Added footnote# 15 related to AC timing parameters	
*D	1323984	VKN/AESA	See ECN	Modified I _{CCDR} spec for TSOP I package Added 48-Ball VFBGA (6 x 7 x 1mm) package Added footnote# 1 related to VFBGA (6 x 7 x 1mm) package Updated Ordering Information table	
*E	2678799	VKN/PYRS	03/25/2009	Added Automotive-A information	
*F	2720234	VKN/AESA	06/17/2009	Included -45BVXA part in the Ordering information table	
*G	2880574	VKN	02/18/2010	Modified I _{CCDR} spec from 8 μA to 10 μA for Auto-A grade. Added Contents. Updated all package diagrams. Updated links in Sales, Solutions, and Legal Information.	
*H	2934396	VKN	06/03/10	Added footnote #25 related to chip enable. Updated template.	
*	3006301	RAME	08/12/2010	Included BHE and BLE in I _{SB1} , I _{SB2} , and I _{CCDR} test conditions to reflect B power down feature. Removed 48-Ball VFBGA (6 x 7 x 1 mm) package related information. Added Acronyms and Ordering code definition. Format updates to match template.	



Wireless/RF

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products PSoC Solutions

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface Lighting & Power Control cypress.com/go/powerpsoc

cypress.com/go/plc

cypress.com/go/wireless

Memory cypress.com/go/memory Optical & Image Sensing cypress.com/go/image **PSoC** cypress.com/go/psoc cypress.com/go/touch

Touch Sensing USB Controllers cypress.com/go/USB psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2004-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05446 Rev. *I

Revised August 13, 2010

Page 16 of 16