


**HY[B/I]39S512400A[E/T]
HY[B/I]39S512800A[E/T]
HY[B/I]39S512160A[E/T]**

www.DataSheet4U.com

*512-Mbit Synchronous DRAM
SDRAM
RoHS Compliant Products*



Internet Data Sheet

Rev. 1.52

HY[I/B]39S512[40/80/16]0A[E/T]
512-Mbit Synchronous DRAM

HY[B/I]39S512400A[E/T], HY[B/I]39S512800A[E/T], HY[B/I]39S512160A[E/T]	
Revision History: 2007-06, Rev. 1.52	
Page	Subjects (major changes since last revision)
All	Adapted internet edition
13	Corrected operation command "Power Down / Clock suspend ..." in truth table
Previous Revision: 2007-06, Rev. 1.51	
13	Corrected operation command "Power Down Exit" to X (WE#)
15	Corrected text to "After the mode register is set a NOP command is required", chapter 3.3
19	Corrected text to "One clock delay is required for mode entry and exit", chapter 3.5
21	Corrected the line "Input Capacitances: CK" in table 10, chapter 4
	Qimonda template
Previous Revision: 2007-05, Rev. 1.5	
All	Added more product types
Previous Revision: 2006-01, Rev. 1.4	

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all?

Your feedback will help us to continuously improve the quality of this document.

Please send your proposal (including a reference to this document) to:

techdoc@qimonda.com



1 Overview

This chapter lists all main features of the product family HY[I/B]39S512[40/80/16]0A[E/T] and the ordering information.

1.1 Features

- Fully Synchronous to Positive Clock Edge
- 0 to 70 °C Operating Temperature for HYB...
- -40 to 85 °C Operating Temperature for HYI...
- Four Banks controlled by BA0 & BA1
- Programmable CAS Latency: 2 & 3
- Programmable Wrap Sequence: Sequential or Interleave
- Programmable Burst Length: 1, 2, 4, 8 and full page
- Multiple Burst Read with Single Write Operation
- Automatic and Controlled Precharge Command
- Data Mask for Read / Write control (x4, x8, x16)
- Data Mask for Byte Control (x16)
- Auto Refresh (CBR) and Self Refresh
- Power Down and Clock Suspend Mode
- 8192 refresh cycles / 64 ms (7.8 μ s)
- Random Column Address every CLK (1-N Rule)
- Single 3.3 V \pm 0.3 V Power Supply
- LVTTTL Interface
- Plastic Package : P(G)-TSOPII-54
- RoHS compliant product

TABLE 1
Performance

Product Type Speed Code			-7.5	Unit
Speed Grade			PC133-333 ¹⁾	—
Max. Clock Frequency	@CL3	f_{CK3}	133	MHz
		t_{CK3}	7.5	ns
		t_{AC3}	5.4	ns
	@CL2	t_{CK2}	10	ns
		t_{AC2}	6	ns

1) Max. Frequency CL/ t_{RCD} / t_{RP}



**HY[I/B]39S512[40/80/16]0A[E/T]
512-Mbit Synchronous DRAM**

1.2 Description

The HY[I/B]39S512[40/80/16]0A[E/T] are four bank Synchronous DRAM's organized as 4 banks × 32MBit ×4, 4 banks × 16MBit ×8 and 4 banks × 8Mbit ×16 respectively. These synchronous devices achieve high speed data transfer rates for CAS latencies by employing a chip architecture that prefetches multiple bits and then synchronizes the output data to a system clock. The chip is fabricated with Qimonda advanced 0.14 μm 512-MBit DRAM process technology.

The device is designed to comply with all industry standards set for synchronous DRAM products, both electrically and mechanically. All of the control, address, data input and output circuits are synchronized with the positive edge of an externally supplied clock.

Operating the four memory banks in an interleave fashion allows random access operation to occur at a higher rate than is possible with standard DRAMs. A sequential and gapless data rate is possible depending on burst length, CAS latency and speed grade of the device.

Auto Refresh (CBR) and Self Refresh operation are supported. These devices operate with a single 3.3 V ± 0.3 V power supply. All 512-Mbit components are available in P(G)-TSOPII-54 packages.

TABLE 2

Ordering Information for RoHS Compliant Products

Product Type	Speed Grade	Description	Package	Note
Standard Operating Temperature (0 °C - +70 °C)				
HYB39S512400AT-7.5	PC133-333-520	133MHz 4B × 32M × 4 SDRAM	P-TSOPII-54	
HYB39S512800AT-7.5		133MHz 4B × 16M × 8 SDRAM		
HYB39S512160AT-7.5		133MHz 4B × 8M × 16 SDRAM		
HYB39S512400AE-7.5		133MHz 4B × 32M × 4 SDRAM	PG-TSOPII-54	
HYB39S512800AE-7.5		133MHz 4B × 16M × 8 SDRAM		
HYB39S512160AE-7.5		133MHz 4B × 8M × 16 SDRAM		
Industrial Operating Temperature (-40 °C - +85 °C)				
HYI39S512400AT-7.5	PC133-333-520	133MHz 4B × 32M × 4 SDRAM	P-TSOPII-54	
HYI39S512800AT-7.5		133MHz 4B × 16M × 8 SDRAM		
HYI39S512160AT-7.5		133MHz 4B × 8M × 16 SDRAM		
HYI39S512400AE-7.5		133MHz 4B × 32M × 4 SDRAM	PG-TSOPII-54	
HYI39S512800AE-7.5		133MHz 4B × 16M × 8 SDRAM		
HYI39S512160AE-7.5		133MHz 4B × 8M × 16 SDRAM		

1) RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.



2 Configuration

This chapter contains the pin configuration table and the TSOP package drawing.

2.1 Pin Configuration

Listed below are the pin configurations sections for the various signals of the SDRAM.

TABLE 3
Ball Configuration of the SDRAM

Ball No.	Name	Pin Type	Buffer Type	Function
Clock Signals x4/ x8/ x16 Organization				
38	CLK	I	LVTTTL	Clock Signal CLK
37	CKE	I	LVTTTL	Clock Enable
Control Signals x4/ x8/ x16 Organization				
18	$\overline{\text{RAS}}$	I	LVTTTL	Row Address Strobe (RAS), Column Address Strobe (CAS), Write Enable (WE)
17	$\overline{\text{CAS}}$	I	LVTTTL	
16	$\overline{\text{WE}}$	I	LVTTTL	
19	$\overline{\text{CS}}$	I	LVTTTL	Chip Select
Address Signals x4/ x8/ x16 Organization				
20	BA0	I	LVTTTL	Bank Address Signals 1:0
21	BA1	I	LVTTTL	
23	A0	I	LVTTTL	Address Signal 9:0, Address Signal 10/Auto precharge
24	A1	I	LVTTTL	
25	A2	I	LVTTTL	
26	A3	I	LVTTTL	
29	A4	I	LVTTTL	
30	A5	I	LVTTTL	
31	A6	I	LVTTTL	
32	A7	I	LVTTTL	
33	A8	I	LVTTTL	
34	A9	I	LVTTTL	
22	A10	I	LVTTTL	
35	A11	I	LVTTTL	
36	A12	I	LVTTTL	



HY[I/B]39S512[40/80/16]0A[E/T]
512-Mbit Synchronous DRAM

Ball No.	Name	Pin Type	Buffer Type	Function
Data Signals x4 Organization				
5	DQ0	I/O	LVTTTL	Data Signal Bus [3:0]
11	DQ1	I/O	LVTTTL	
44	DQ2	I/O	LVTTTL	
50	DQ3	I/O	LVTTTL	
Data Signals x8 Organization				
2	DQ0	I/O	LVTTTL	Data Signal Bus [7:0]
5	DQ1	I/O	LVTTTL	
8	DQ2	I/O	LVTTTL	
11	DQ3	I/O	LVTTTL	
44	DQ4	I/O	LVTTTL	
47	DQ5	I/O	LVTTTL	
50	DQ6	I/O	LVTTTL	
53	DQ7	I/O	LVTTTL	
Data Signals x16 Organization				
2	DQ0	I/O	LVTTTL	Data Signal Bus [15:0]
4	DQ1	I/O	LVTTTL	
5	DQ2	I/O	LVTTTL	
7	DQ3	I/O	LVTTTL	
8	DQ4	I/O	LVTTTL	
10	DQ5	I/O	LVTTTL	
11	DQ6	I/O	LVTTTL	
13	DQ7	I/O	LVTTTL	
42	DQ8	I/O	LVTTTL	
44	DQ9	I/O	LVTTTL	
45	DQ10	I/O	LVTTTL	
47	DQ11	I/O	LVTTTL	
48	DQ12	I/O	LVTTTL	
50	DQ13	I/O	LVTTTL	
51	DQ14	I/O	LVTTTL	
53	DQ15	I/O	LVTTTL	
Data Mask x4 / x8 Organization				
39	DQM	I/O	LVTTTL	Data Mask
Data Mask x16 Organization				
39	UDQM	I/O	LVTTTL	Data Mask Upper Byte
15	LDQM	I/O	LVTTTL	Data Mask Lower Byte
Power Supplies x4 /x8/ x16 Organization				
3, 43, 49	V_{DDQ}	PWR	—	Power Supply
1, 14	V_{DD}	PWR	—	Power Supply


HY[I/B]39S512[40/80/16]0A[E/T]
512-Mbit Synchronous DRAM

Ball No.	Name	Pin Type	Buffer Type	Function
6, 12, 46, 52	V_{SSQ}	PWR	—	Power Supply Ground for DQs
28, 41, 54	V_{SS}	PWR	—	Power Supply Ground
Not connected x4 Organization				
2, 4, 7, 8, 10, 13, 15, 40, 42, 45, 47, 48, 51, 53	NC	NC	—	Not connected
Not connected x8 Organization				
4, 7, 10, 13, 15, 40, 42, 45, 48, 51	NC	NC	—	Not connected
Not connected x16 Organization				
40	NC	NC	—	Not connected



HY[I/B]39S512[40/80/16]0A[E/T]
512-Mbit Synchronous DRAM

FIGURE 1
Ball Configuration P(G)-TSOPII-54





3 Functional Description

This chapter lists all defined commands and their usage for this Synchronous DRAM family.

www.DataSheet4U.com

TABLE 4

Truth Table: Operation Command

Operation	Device State	CKE n-1 ¹⁾²⁾	CKE n ¹⁾²⁾	DQM 1)2)	BA0 BA1 ¹⁾²⁾	AP= A10 ¹⁾²⁾	Addr. 1)2)	$\overline{\text{CS}}$ 1)2)	$\overline{\text{RAS}}$ 1)2)	$\overline{\text{CAS}}$ 1)2)	$\overline{\text{WE}}$ 1)2)
Bank Active	Idle ³⁾	H	X	X	V	V	V	L	L	H	H
Bank Precharge	Any	H	X	X	V	L	X	L	L	H	L
Precharge All	Any	H	X	X	X	H	X	L	L	H	L
Write	Active ³⁾	H	X	X	V	L	V	L	H	L	L
Write with Auto precharge	Active ³⁾	H	X	X	V	H	V	L	H	L	L
Read	Active ³⁾	H	X	X	V	L	V	L	H	L	H
Read with Auto precharge	Active ³⁾	H	X	X	V	H	V	L	H	L	H
Mode Register Set	Idle	H	X	X	V	V	V	L	L	L	L
No Operation	Any	H	X	X	X	X	X	L	H	H	H
Burst Stop	Active	H	X	X	X	X	X	L	H	H	L
Device Deselect	Any	H	X	X	X	X	X	H	X	X	X
Auto Refresh	Idle	H	H	X	X	X	X	L	L	L	H
Self Refresh Entry	Idle	H	L	X	X	X	X	L	L	L	H
Self Refresh Exit	Idle (Self Refr.)	L	H	X	X	X	X	H	X	X	X
								L	H	H	X
Power Down/ Clock Suspend Entry	Active or Idle or Burst	H	L	X	X	X	X	H	X	X	X
								L	H	H	H
Power Down/ Clock Suspend Exit	Active or Idle or Burst	L	H	X	X	X	X	H	X	X	X
								L	H	H	H
Data Write/ Output Enable	Active	H	X	L	X	X	X	X	X	X	X
Data Write/ Output Disable	Active	H	X	H	X	X	X	X	X	X	X


1) V = Valid, x = Don't Care, L = Low Level, H = High Level

2) CKE_n signal is input level when commands are provided, CKE_{n-1} signal is input level one clock before the commands are provided.

3) This is the state of the banks designated by BA0, BA1 signals.



HY[I/B]39S512[40/80/16]0A[E/T]
512-Mbit Synchronous DRAM



MPBS0000

www.DataSheet4U.com

TABLE 5
Mode Register Definition (BA[1:0] = 00_B)

Field	Bits	Type	Description
BL	[2:0]	w	Burst Length Number of sequential bits per DQ related to one read/write command, see <i>Note: All other bit combinations are RESERVED</i> 000 _B 1 001 _B 2 010 _B 4 011 _B 8 111 _B Full Page (Sequential burst type only)
BT	3	w	Burst Type See Table 6 for internal address sequence of low order address bits. 0 _B Sequential 1 _B Interleaved
CL	[6:4]	w	CAS Latency Number of full clocks from read command to first data valid window. <i>Note: All other bit combinations are RESERVED.</i> 010 _B 2 011 _B 3
Mode	[12:7]	w	Operation Mode <i>Note: All other bit combinations are RESERVED.</i> 0 _B Burst read/burst write 1 _B Burst read/single write



HY[I/B]39S512[40/80/16]0A[E/T]
512-Mbit Synchronous DRAM

TABLE 6
Burst Length and Sequence

Burst Length	Starting Column Address			Order of Accesses Within a Burst	
	A2	A1	A0	Type=Sequential	Type=Interleaved
2			0	0-1	0-1
			1	1-0	1-0
4		0	0	0-1-2-3	0-1-2-3
		0	1	1-2-3-0	1-0-3-2
		1	0	2-3-0-1	2-3-0-1
		1	1	3-0-1-2	3-2-1-0
8	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0
FullPage	n			Cn, Cn+1, Cn+2	Not supported

Notes

1. For a burst length of two, A1-Ai selects the two-data-element block; A0 selects the first access within the block.
2. For a burst length of four, A2-Ai selects the four-data-element block; A0-A1 selects the first access within the block.
3. For a burst length of eight, A3-Ai selects the eight-data-element block; A0-A2 selects the first access within the block.
4. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.



4 Electrical Characteristics

4.1 Operating Conditions

TABLE 7
Absolute Maximum Ratings

Parameter	Symbol	Limit Values		Unit	Note/ Test Condition
		Min.	Max.		
Input / Output voltage relative to V_{SS}	V_{IN}, V_{OUT}	-1.0	+4.6	V	—
Voltage on V_{DD} supply relative to V_{SS}	V_{DD}	-1.0	+4.6	V	—
Voltage on V_{DDQ} supply relative to V_{SS}	V_{DDQ}	-1.0	+4.6	V	—
Operating Temperature for HYB...	T_A	0	+70	°C	—
Operating Temperature for HYI...	T_A	-40	+85	°C	—
Storage temperature range	T_{STG}	-55	+150	°C	—
Power dissipation per SDRAM component	P_D	—	1	W	—
Data out current (short circuit)	I_{OUT}	—	50	mA	—

Attention: Stresses above the max. values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.



HY[I/B]39S512[40/80/16]0A[E/T]
512-Mbit Synchronous DRAM

TABLE 8
DC Characteristics

Parameter	Symbol	Values		Unit	Note/ Test Condition
		Min.	Max.		
Supply Voltage	V_{DD}	3.0	3.6	V	1)
I/O Supply Voltage	V_{DDQ}	3.0	3.6	V	1)
Input high voltage	V_{IH}	2.0	$V_{DDQ} + 0.3$	V	1)2)
Input low voltage	V_{IL}	-0.3	+0.8	V	1)2)
Output high voltage ($I_{OUT} = -4.0$ mA)	V_{OH}	2.4	—	V	1)
Output low voltage ($I_{OUT} = 4.0$ mA)	V_{OL}	—	0.4	V	1)
Input leakage current, any input ($0\text{ V} < V_{IN} < V_{DD}$, all other inputs = 0 V)	I_{IL}	-5	+5	μA	—
Output leakage current (DQs are disabled, $0\text{ V} < V_{OUT} < V_{DDQ}$)	I_{OL}	-5	+5	μA	—

- 1) All voltages are referenced to V_{SS}
- 2) V_{IH} may overshoot to $V_{DDQ} + 2.0$ V for pulse width of < 4 ns with 3.3 V. V_{IL} may undershoot to -2.0 V for pulse width < 4.0 ns with 3.3 V. Pulse width measured at 50% points with amplitude measured peak to DC reference.

TABLE 9
Input and Output Capacitances

Parameter	Symbol	Values		Unit	Note
		Min.	Max.		
Input Capacitances: CK	C_{I1}	2.5	3.5	pF	1)2)
Input Capacitance (A0-A12, BA0, BA1, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{CS}}$, CKE, DQM)	C_{I2}	2.5	3.8	pF	1)2)
Input/Output Capacitance (DQ)	C_{I0}	4.0	6.0	pF	1)2)

- 1) $V_{DD}, V_{DDQ} = 3.3\text{ V} \pm 0.3\text{ V}$, $f = 1\text{ MHz}$, T_A see **Table 7**
- 2) Capacitance values are shown for TSOP-54 packages. Capacitance values for TFBGA packages are lower by 0.5 pF



HY[I/B]39S512[40/80/16]0A[E/T]
512-Mbit Synchronous DRAM

TABLE 10
 I_{DD} Conditions

Parameter		Symbol
Operating Current	One bank active, Burst length = 1	I_{DD1}
Precharge Standby Current	Power down mode	I_{DD2P}
	Non-power down mode	I_{DD2N}
No Operating Current	Active state (max. 4 banks)	I_{DD3N}
		I_{DD3P}
Burst Operating Current	Read command cycling	I_{DD4}
Auto Refresh Current	Auto Refresh command cycling	I_{DD5}
Self Refresh Current	Self Refresh Mode, CKE=0.2 V, t_{CK} =infinity	I_{DD6}

TABLE 11
 I_{DD} Specifications and Conditions

Symbol	Test Condition	-7.5		Unit	Note ¹⁾
		Typ.	Max.		
I_{DD1}	$t_{RC} = t_{RC(min)}$, $I_O = 0$ mA	123	145	mA	2)3)
I_{DD2P}	$\overline{CS} = V_{IH(min)}$, CKE $\leq V_{IL(max)}$	0.6	3	mA	2)
I_{DD2N}	$\overline{CS} = V_{IH(min)}$, CKE $\geq V_{IH(min)}$	23	31	mA	2)
I_{DD3N}	CS = $V_{IH(min)}$, CKE $\geq V_{IH(min)}$	26	35	mA	2)
I_{DD3P}	CS = $V_{IH(min)}$, CKE $\leq V_{IL(max)}$	2	4	mA	2)
I_{DD4}		97	123	mA	2)3)
I_{DD5}	$t_{RFC} = t_{RFC(min)}$	255	300	mA	4)
	$t_{RFC} = 15.6$ μ S	—	—	mA	—
I_{DD6}		2.1	4	mA	—

- 1) $T_A = 0$ to 70 °C for HYB..., $T_A = -40$ to 85 °C for i-temp part (HYI...); $V_{SS} = 0$ V, V_{DD} , $V_{DDQ} = +3.3$ V \pm 0.3 V
- 2) These parameters depend on the cycle rate. All values are measured at 133 MHz for “-7.5” components with the outputs open. Input signals are changed once during t_{ck} .
- 3) These parameters are measured with continuous data stream during read access and all DQ toggling. CL=3 and BL=4 is assumed and the V_{DDQ} current is excluded.
- 4) $t_{RFC} = t_{RFC(min)}$ “burst refresh”, $t_{RFC} = 15.6$ μ S “distributed refresh”.



4.2 AC Characteristics

TABLE 12

AC Timing - Absolute Specifications

Parameter	Symbol	-7.5		Unit	Note ¹⁾²⁾³⁾
		PC133-333			
		Min.	Max.		
Clock and Clock Enable					
Clock Frequency	t_{CK}	7.5 10	— —	ns ns	CL3 CL2
Access Time from Clock	t_{AC}	— —	5.4 6	ns ns	CL3 CL2 3)4)5)
Clock High Pulse Width	t_{CH}	2.5	—	ns	
Clock Low Pulse Width	t_{CL}	2.5	—	ns	
Transition time	t_T	0.3	1.2	ns	
Setup and Hold Times					
Input Setup Time	t_{IS}	1.5	—	ns	6)
Input Hold Time	t_{IH}	0.8	—	ns	6)
CKE Setup Time	t_{CKS}	1.5	—	ns	6)
CKE Hold Time	t_{CKH}	0.8	—	ns	6)
Mode Register Set-up to Active delay	t_{RSC}	2	—	t_{CK}	
Power Down Mode Entry Time	t_{SB}	0	7.5	ns	
Common Parameters					
Row to Column Delay Time	t_{RCD}	20	—	ns	7)
Row Precharge Time	t_{RP}	20	—	ns	7)
Row Active Time	t_{RAS}	45	100k	ns	7)
Row Cycle Time	t_{RC}	67	—	ns	7)
Row Cycle Time during Auto Refresh	t_{RFC}	67	—	ns	
Activate(a) to Activate(b) Command period	t_{RRD}	15	—	ns	7)
CAS(a) to CAS(b) Command period	t_{CCD}	1	—	t_{CK}	
Refresh Cycle					
Refresh Period (8192 cycles)	t_{REF}	—	64	ms	
Self Refresh Exit Time	t_{SREX}	1	—	t_{CK}	
Data Out Hold Time	t_{OH}	3	—	ns	3)5)
Read Cycle					
Data Out to Low Impedance Time	t_{LZ}	1	—	ns	
Data Out to High Impedance Time	t_{HZ}	3	7	ns	
DQM Data Out Disable Latency	t_{DQZ}	—	2	t_{CK}	




HY[I/B]39S512[40/80/16]0A[E/T]
512-Mbit Synchronous DRAM

Parameter	Symbol	-7.5		Unit	Note ¹⁾²⁾³⁾
		PC133-333			
		Min.	Max.		
Write Cycle					
Last Data Input to Precharge (Write without Auto Precharge)	t_{WR}	15	—	ns	8)
Last Data Input to Activate (Write with Auto Precharge)	$t_{DAL(min.)}$	—	—	t_{CK}	9)
DQM Write Mask Latency	t_{DQW}	0	—	t_{CK}	

- 1) $T_A = 0$ to $70\text{ }^\circ\text{C}$ for HYB..., $T_A = -40$ to $85\text{ }^\circ\text{C}$ for i-temp part (HYI...); $V_{SS} = 0\text{ V}$, V_{DD} , $V_{DDQ} = 3.3\text{ V} \pm 0.3\text{ V}$, $t_T = 1\text{ ns}$
- 2) For proper power-up see the operation section of this data sheet.
- 3) AC timing tests for LV-TTL versions have $V_{IL} = 0.4\text{ V}$ and $V_{IH} = 2.4\text{ V}$ with the timing referenced to the 1.4 V crossover point. The transition time is measured between V_{IH} and V_{IL} . All AC measurements assume $t_T = 1\text{ ns}$ with the AC output load circuit shown in figure below. Specified t_{AC} and t_{OH} parameters are measured with a 50 pF only, without any resistive termination and with an input signal of 1V / ns edge rate between 0.8 V and 2.0 V.
- 4) If clock rising time is longer than 1 ns, a time $(t_T/2 - 0.5)\text{ ns}$ has to be added to this parameter.
- 5) Access time from clock t_{ac} is 4.6 ns for PC133 components with no termination and 0 pF load, Data out hold time t_{oh} is 1.8 ns for PC133 components with no termination and 0 pF load.
- 6) If t_T is longer than 1 ns, a time $(t_T - 1)\text{ ns}$ has to be added to this parameter.
- 7) These parameter account for the number of clock cycles and depend on the operating frequency of the clock, as follows:
the number of clock cycles = specified value of timing period (counted in fractions as a whole number)
- 8) It is recommended to use two clock cycles between the last data-in and the precharge command in case of a write command without Auto-Precharge. One clock cycle between the last data-in and the precharge command is also supported, but restricted to cycle times t_{CK} greater or equal the specified t_{WR} value, where t_{ck} is equal to the actual system clock time.
- 9) When a Write command with Auto Precharge has been issued, a time of $t_{DAL(min.)}$ has to be fulfilled before the next Activate Command can be applied. For each of the terms, if not already an integer, round up to the next highest integer. t_{CK} is equal to the actual system clock time.

FIGURE 2
Measurement conditions for t_{AC} and t_{OH}





HY[I/B]39S512[40/80/16]0A[E/T]
512-Mbit Synchronous DRAM

List of Figures

Figure 1	Ball Configuration P(G)-TSOP1-54	8
Figure 2	Measurement conditions for t_{AC} and t_{OH}	16
Figure 3	Package Outline PG-TSOP1-54 (top view)	17

www.DataSheet4U.com



List of Tables

Table 1	Performance	3
Table 2	Ordering Information for RoHS Compliant Products	4
Table 3	Ball Configuration of the SDRAM	5
Table 4	Truth Table: Operation Command	9
Table 5	Mode Register Definition (BA[1:0] = 00 _B)	10
Table 6	Burst Length and Sequence	11
Table 7	Absolute Maximum Ratings	12
Table 8	DC Characteristics	13
Table 9	Input and Output Capacitances	13
Table 10	I_{DD} Conditions	14
Table 11	I_{DD} Specifications and Conditions	14
Table 12	AC Timing - Absolute Specifications	15



Table of Contents

1	Overview	3
1.1	Features	3
1.2	Description	4
2	Configuration	5
2.1	Pin Configuration	5
3	Functional Description	9
4	Electrical Characteristics	12
4.1	Operating Conditions	12
4.2	AC Characteristics	15
5	Package Outlines	17
	List of Figures	18
	List of Tables	19
	Table of Contents	20

www.DataSheet4U.com

Edition 2007-06
Published by Qimonda AG
Gustav-Heinemann-Ring 212
D-81739 München, Germany
© Qimonda AG 2007.
All Rights Reserved.

Legal Disclaimer

The information given in this Internet Data Sheet shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Qimonda hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Qimonda Office.

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Qimonda Office.

Qimonda Components may only be used in life-support devices or systems with the express written approval of Qimonda, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.