

# M02013

**CMOS Transimpedance Amplifier with AGC**  
**Intended for Fiber-optic Networks up to 3.2 Gbps**  
**Data Sheet**

Preliminary Information

3.2 Gbps CMOS Transimpedance Amplifier with AGC

**TABLE OF CONTENTS**

Features .....	3
Applications .....	3
Connections .....	3
Description .....	3
Table 1 Ordering Information .....	3
Top Level Diagram .....	3
Table 2 Pad Description .....	4
Table 3 Absolute Maximum Ratings.....	4
Table 4 Recommended Operating Conditions .....	4
Table 5 DC Characteristics .....	5
Table 6 AC Characteristics .....	5
Table 7 Dynamic Characteristics .....	5
Typical Performance Diagrams .....	6
Functional Diagram .....	9
Functional Description .....	9
TIA .....	9
AGC .....	9
Output Stage .....	10
Monitor O/P .....	10
Suggested PIN Diode Connection Methods Diagram .....	10
Typical Application Diagram.....	11
TO-Can Assembly Diagram.....	12
Bare Die Information .....	13
Bare Die Layout .....	13
Disclaimer .....	14
Contact Information .....	15

Preliminary Information

3.2 Gbps CMOS Transimpedance Amplifier with AGC


**FEATURES**

- ❑ Typical -23 dBm sensitivity, +3 dBm saturation at 3.2 Gbps (-24 dBm at 2.5 Gbps) when used with 0.9 A/W InGaAs PINs. (Cpd ≤ 0.5 pF BER 10<sup>-10</sup>)
- ❑ Typical differential transimpedance: 10 kΩ
- ❑ Fabricated in CMOS
- ❑ Differential output
- ❑ Operates with standard +3.3 Volt supply
- ❑ Available as die only
- ❑ Monitor Output
- ❑ AGC provides dynamic range of more than 25 dBm

**APPLICATIONS**

- ❑ ATM/SDH/SONET
- ❑ 2x Fiber Channel

**CONNECTIONS**



**DESCRIPTION**

The M02013 is a transimpedance amplifier (TIA) with AGC manufactured in a sub-micron, CMOS process. The AGC allows more than 25 dBm of dynamic range, providing a low-cost solution for longer-reach 3.2 Gbps ATM/SONET systems.

For optimum system performance, the M02013 die should be mounted with a silicon or InGaAs PIN photodetector inside a lensed TO-Can or other optical sub-assembly.

The M02013 reverse biases the PIN by approximately 1.8 volts to optimise performance.


A replica of the average photodiode current is available at the MON pad for alignment and 'LOSS of SIGNAL' monitoring.

**TABLE 1 ORDERING INFORMATION**

Part	Pin Package
M02013-XX *	Waffle Pack
M02013-XX *	Expanded whole wafer on a ring

\* For full ordering number please contact sales

**TOP LEVEL DIAGRAM**



Preliminary Information

3.2 Gbps CMOS Transimpedance Amplifier with AGC

TABLE 2 \_\_\_\_\_ PAD DESCRIPTION

Die Pad No	Name	Function
1	AGC	Monitor or force AGC voltage. Enable self test oscillator when $V_{AGC} > V_{CC} + 1.2$
2	$V_{CC}$	Power pin. Connect to most positive supply
3	PINK	AC common PIN input. Connect photo diode cathode here and a 470 pF capacitor to Gnd <sup>(1)</sup>
4	PINA	Active PIN input. Connect photo diode anode here
5	$V_{CC}$	Power pin. Connect to most positive supply (only one $V_{CC}$ pad needs to be connected)
6	MON	Analog current sink output. Current matched to average photodiode current
7	$\overline{DOUT}$	Differential data output (goes low as light increases)
8	$\overline{DOUTGND}$	Ground return for $\overline{DOUT}$ pad (all GND pads must be connected)
9	GND	Ground pin. Connect to the most negative supply (all GND pads must be connected)
10	GND	Ground pin. Connect to the most negative supply (all GND pads must be connected)
11	DOUTGND	Ground return for DOUT pad (all GND pads must be connected)
12	DOUT	Differential data output (goes high as light increases)
NA	Backside	Backside. Connect to the lowest potential, usually ground

Note: (1) Alternatively the photodiode cathode may be connected to a decoupled positive supply e.g.  $V_{CC}$ .

TABLE 3 \_\_\_\_\_ ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Rating	Units
$V_{CC}$	Power supply ( $V_{CC}$ -GND)	4	V
$T_A$	Operating ambient	-40 to +85	°C
$T_{STG}$	Storage temperature	-65 to +150	°C

TABLE 4 \_\_\_\_\_ RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Rating	Units
$V_{CC}$	Power supply ( $V_{CC}$ -GND)	$3.3 \pm 10\%$	V
$C_{PD}$	Max. Photodiode capacitance ( $V_f = 1.8$ V), for 3.2 Gbps data rate	0.5	pF
$T_A$	Operating ambient temperature	-40 to +85	°C

3.2 Gbps CMOS Transimpedance Amplifier with AGC

TABLE 5 \_\_\_\_\_ DC CHARACTERISTICS

Symbol	Parameter	Min.	Typ.	Max.	Units
V <sub>B</sub>	Photodiode bias voltage (PINK - PINA)	1.6	1.8	2	V
V <sub>CM</sub>	Common mode output voltage	0.7	1	1.3	V
V <sub>OL</sub> and V <sub>OH</sub>	Output voltage swing	.45	1	1.55	V
I <sub>CC</sub>	Supply current (no loads)	31	42	58	mA
R <sub>LOAD</sub>	Recommended differential output loading	85	100 <sup>(1)</sup>	-	Ω

NOTE <sup>(1)</sup> 100Ω is the load presented by the input of the Mindspeed M02049 limiting amplifier.

TABLE 6 \_\_\_\_\_ AC CHARACTERISTICS

Symbol	Parameter	Min.	Typ. <sup>(2)</sup>	Max.	Units
R <sub>OUT</sub>	Output impedance (single ended)	25	40	60	Ω
LFC	Low frequency cutoff	-	50	80	KHz
V <sub>D</sub>	Differential output voltage	-	275	500	mV
DCD	Duty cycle distortion	-	-	20	ps
DJ	Deterministic jitter (includes DCD)	-	-	35	ps, p-p
I <sub>n, rms</sub>	Total input RMS noise, DC to 2.3 GHz, C <sub>in</sub> = 0.5 pF	-	475	600	nA
Pin	Example dynamic range of optical input <sup>3</sup>	-22	-	+3	dBm
PIN (mean), min	Optical Sensitivity <sup>3</sup> at 3.2 Gbps	-	-23	-	dBm
PIN (mean), min	Optical Sensitivity <sup>3</sup> at 2.5 Gbps	-	-24	-	dBm

NOTE <sup>(2)</sup> Die designed to operate over an ambient temperature range of -40 °C to +85 °C, T<sub>A</sub> and V<sub>CC</sub> range from 3.0 - 3.6V. Typical values are tested at T<sub>A</sub> = 25° C and V<sub>CC</sub> = 3.3V.

NOTE <sup>(3)</sup> BER 10<sup>-10</sup>, PD capacitance = 0.5 pF, Responsivity 0.9 A/W, Extinction Ratio = 10.




TABLE 7 \_\_\_\_\_ DYNAMIC CHARACTERISTICS

Symbol	Parameter	Min.	Typ.	Max.	Units
G	Transimpedance - Single ended - Differential	3.5 7	5 10	7 14	KΩ
BW	Bandwidth to -3 dB point @ -22 dBm, 0.9A/W, 0.5 pF PD	2.0	2.4	-	GHz
RC	AGC loop time constant	-	2	-	μs
I <sub>AGC</sub>	AGC threshold	30			μA, p-p
PSRR	Power supply rejection, f < 4 MHz	20	28	-	dB

3.2 Gbps CMOS Transimpedance Amplifier with AGC

TYPICAL PERFORMANCE

Fig. 3.






**Note:**  $V_{cc} = 3.3V$ , Temperature = 25 °C,  $L_{in} = 1\text{ nH}$ , unless otherwise stated, TIA gain is differential.

Preliminary Information

3.2 Gbps CMOS Transimpedance Amplifier with AGC

TYPICAL PERFORMANCE (CONT.)

Fig. 3 (cont.)






**Note:**  $V_{cc} = 3.3\text{V}$ , Temperature =  $25^{\circ}\text{C}$ ,  $L_{in} = 1\text{ nH}$ , unless otherwise stated, TIA gain is differential.

Preliminary Information

3.2 Gbps CMOS Transimpedance Amplifier with AGC

TYPICAL PERFORMANCE (CONT.)

Fig. 3 (cont.)




Preliminary Information



## 3.2 Gbps CMOS Transimpedance Amplifier with AGC

## FUNCTIONAL DIAGRAM



## FUNCTIONAL DESCRIPTION

**TIA (Transimpedance Amplifier)**

The transimpedance amplifier consists of a high gain single-ended CMOS amplifier (TIA), with a feedback resistor. The feedback creates a virtual earth low impedance at the input and virtually all of the input current passes through the feedback resistor, defining the voltage at the output. Advanced CMOS design techniques are employed to maintain the stability of this stage across all input conditions.

Single-ended amplifiers have inherently poor power supply noise rejection. For this reason, an on-chip low dropout linear regulator has been incorporated into the design to give excellent noise rejection up to several MHz. Higher frequency power supply noise is removed by the external 470 pF decoupling capacitor connected to PINK.

The circuit is designed for PIN photodiodes in the “grounded cathode” configuration, with the anode connected to the input of the TIA and the cathode connected to AC ground, such as the provided PINK terminal. Reverse DC bias is applied to reduce the photodiode capacitance. Avalanche photodiodes can be connected externally to a higher voltage.

**AGC**

The M02013 has been designed to operate over the input range of +3 dBm to –23 dBm @ 3.2 Gbps and –24 dBm @ 2.5 Gbps. This represents a ratio of 1:300, whereas the acceptable dynamic range of the output is only 1:30 which implies a compression of 10:1 in the transimpedance. The design uses a MOS transistor operating in the triode region as a “voltage controlled resistor” to achieve the transimpedance variation.

Another feature of the AGC is that it only operates on signals greater than –17.5 dBm (@ 0.9 A/W). This knee in the gain response is important when setting “signal detect” functions in the following post amplifier. It also aids in active photodiode alignment.

The AGC pad allows the AGC to be disabled during photodiode alignment by grounding the pad through a low impedance. The AGC control voltage can be monitored during normal operation at this pad by a high impedance (>10 MΩ) circuit. In addition, taking this pad to V<sub>CC</sub> +1.2 V enables an internal test oscillator which supplies a 1 MHz 10 μApp (approximate) square wave current internally into the PINA pad to emulate a photodiode for test purposes.

3.2 Gbps CMOS Transimpedance Amplifier with AGC

FUNCTIONAL DESCRIPTION

**Output Stage**

The signal from the TIA enters a phase splitter followed by a DC-shift stage and a pair of voltage follower outputs. These are designed to drive a differential (100 Ω) load. They are stable for driving capacitive loads, such as interstage filters. Each output has its own GND pad, all four GND pads on the chip should be connected for

proper operation. Since the M02013 exhibits rapid roll-off (3 pole), simple external filtering is sufficient.


**Monitor O/P**

High impedance O/P sinks replicate average photodiode current for monitoring purposes.


SUGGESTED PIN DIODE CONNECTION METHODS

Preliminary Information

Fig. 5



Recommended Circuit




Alternative Circuit (Cathode Connected to Vcc)

3.2 Gbps CMOS Transimpedance Amplifier with AGC

TYPICAL APPLICATION DIAGRAM

Fig. 6



**Notes:**

Typical application inside of a five lead TO-Can.

Only one of the  $V_{CC}$  pads and all of the GND pads need to be connected. The backside must be connected to the lowest potential, usually ground, with conductive epoxy or a similar die attach material.

**Assembly**

The M02013 is designed to work with a wirebond inductance of 1 nh +/- 0.25 nh. Many existing TO-Can configurations will not allow wirebond lengths that short, since the PIN diode submount and the TIA die are more than 1 mm away in the vertical direction, due to the need to have the PIN diode in the correct focal plane. This can be remediated by raising up the TIA die with a conductive metal shim. This will effectively reduce the bond wire length. Refer to Figure 5 on the following page for details. Mindspeed recommends ball bonding with a 1 mil (24.4  $\mu$ m) gold wire.

In addition, please refer to the Mindspeed Product Bulletin (document number 0201X-PBD-001). Care must be taken when selecting chip capacitors, since they must have good low ESR characteristics up to 1.6 Ghz. It is also important that the termination materials of the capacitor be compatible with the attach method used.


For example, Tin/Lead (Pb/Sn) solder finish capacitors are incompatible with silver-filled epoxies. Palladium/Silver (Pd/Ag) terminations are compatible with silver filled epoxies. Solder can be used only if the substrate thick-film inks are compatible with Pb/Sn solders.

Preliminary Information

3.2 Gbps CMOS Transimpedance Amplifier with AGC

TO-CAN ASSEMBLY DIAGRAM

Fig. 7




Preliminary Information

3.2 Gbps CMOS Transimpedance Amplifier with AGC

BARE DIE INFORMATION

BARE DIE LAYOUT

Fig. 8



Pad Number	Pad	X	Y
1	AGC	-76	329
2	V <sub>CC</sub>	-228	329
3	PINK	-434	124
4	PINA	-434	-124
5	V <sub>CC</sub>	-228	-329
6	MON	-76	-329
7	DOUT	76	-329
8	DOUTGND	228	-329
9c*	GND	360	-329
9b*	GND	434	-255
9a*	GND	434	-124
10a*	GND	434	124
10b*	GND	434	255
10c*	GND	360	329
11	DOUTGND	228	329
12	DOUT	76	329

**Notes:**

- Process technology: CMOS, Silicon Nitride passivation
- Die thickness: 300 μm
- Pad metallization: Aluminum
- Die size: 1090 μm x 880 μm
- Pad opening: 86 μmsq
- Octagonal pad: 70 μm across flat PINA (70 μm x 70 μm)
- Pad Centers in μm referenced to center of device
- Backside bias to ground

Preliminary Information

---

3.2 Gbps CMOS Transimpedance Amplifier with AGC

Preliminary Information

## 3.2 Gbps CMOS Transimpedance Amplifier with AGC

## DISCLAIMER

© 2002, 2003 Mindspeed Technologies™, All Rights Reserved.

Information in this document is provided in connection with Mindspeed Technologies. "Mindspeed" products. These materials are provided by Mindspeed as a service to its customers and may be used for informational purposes only. Mindspeed assumes no responsibility for errors or omissions in these materials. Mindspeed may make changes to specifications and product descriptions at any time, without notice. Mindspeed makes no commitment to update the information contained herein. Mindspeed shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to its specifications and product descriptions.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Mindspeed Terms and Conditions of Sale for such products, Mindspeed assumes no liability whatsoever.

THESE MATERIALS ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, RELATING TO SALE AND/OR USE OF CONEXANT PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Mindspeed further does not warrant the accuracy or completeness of the information, text, graphics or other items contained within these materials. Mindspeed shall not be liable for any special, indirect, incidental, or consequential damages, including without limitation, lost revenues or lost profits, which may result from the use of these materials.

Mindspeed products are not intended for use in medical, life saving or life sustaining applications. Mindspeed customers using or selling Mindspeed products for use in such applications do so at their own risk and agree to fully indemnify Mindspeed for any damages resulting from such improper use or sale.

The following are trademarks of Mindspeed Technologies, the symbol M1, Mindspeed™, and "Build It First™" Product names or services listed in this publication are for identification purposes only, and may be trademarks of third parties. Third-party brands and names are the property of their respective owners.

Reader Response: Mindspeed Technologies, strives to produce quality documentation and welcomes your feedback. Please send comments and suggestions to <mailto:tech.pubs@mindspeed.com>. For technical questions, or to talk to a field applications engineer contact your local Mindspeed™ sales office listed below. For literature send email request to [literature@mindspeed.com](mailto:literature@mindspeed.com).

**Headquarters**

---

**Newport Beach**

Mindspeed Technologies  
4000 MacArthur Boulevard, East Tower  
Newport Beach, CA 92660  
Phone: (949) 579-3000  
Fax: (949) 579-3020

**MINDSPEED™**

[www.mindspeed.com](http://www.mindspeed.com)