

Table 1 - CMOS Microprocessor Products

HARRIS PART NUMBER	DESCRIPTION	PAGE NUMBER
CPU/Controller Group		
HM-6100 HD-6101	12- Bit PDP -8/E* Microprocessor (CPU) Peripheral Interface Element (PIE)	5-7 5-29

# Table 2 - 6100 Compatible CMOS Memory Products

HARRIS PART NUMBER	DESCRIPTION	PAGE NUMBER
Read Only Memory		
HM-6322	1024 x 12 ROM	3-4
HM-6661	256 x 4 PROM	3-112
Random Access Memory	RAM	
HM-6512	64 x 12	3-42
HM-6561	256 x 4	3-78
HM-6518	1024 × 1	3-66

Table 3 - CMOS Interface Products

HARRIS PART NUMBER	DESCRIPTION	PAGE NUMBE		
Communication Group				
HD-6402	Universal Asynchronous Receiver/Transmitter (UART)	4-7		
HD-4702	Programmable Bit Rate Generator (BRG)	4-3		
HD-6408	Asynchronous Serial Manchester Adapter	4-12		
Bus Driver Group				
HD-6431	Hex Latched Bus Driver	4-28		
HD-6432	Hex Bi-Directional Bus Driver	4-31		
HD-6433	Quad Bus Separator/Driver	4-34		
HD-6434	Octal Resettable Latched Bus Driver	4-37		
HD-6435	Hex Resettable Latched Bus Driver	4-40		
HD-6436	Octal Bus Buffer/Driver	4-43		
HD-6440	One-of-Eight Latched Decoder/Driver	4-46		
HD-6495	Hex Bus Buffer/Driver	4-50		

Table 4 - Microprocessor Support Systems

HARRIS PART NUMBER	DESCRIPTION	PAGE NUMBER
HB-61000	MICRO-12 Evaluation Board	6-4
HB-61001	4K by 12 Memory Board	6-8

<sup>\*</sup>Digital Equipment Corp

(page 0, or the Register Page) can be used as general purpose registers. Since they are located in memory, the MRIs are used to manipulate them rather than a separate set of "register instructions".

General Purpose Registers Located in Memory - The first 128 words of each memory field

Auto Increment Registers — When locations 10-17<sub>8</sub> of the register page are used as operand addresses they are automatically incremented prior to each use.

IOTs — There is an entire class of Input/Output transfer instructions. Hardware interfacing of the CPU to the various peripherals is simple and straight forward.

Microcode — Accumulator operations can be microcoded to tailor the instruction set to a particular application.

Execution Times — Since the HM-6100 is a static device which can be operated at clock frequencies from 0 to 8MHz, the number of states required to execute each instruction is given.

Control Panel Memory — This has been included in the HM-6100 to simplify implementation of the control panel function in microcomputer systems. Its use is not, however, limited to that function in that the control panel interrupt request is a true non-maskable interrupt which accesses a program stored in Control Panel (CP) memory. As such, CP memory is valuable for functions such as system debug, system diagnostic programs, non-maskable interrupt routines, resident storage of frequently used for software, etc. It is in no way limited to "Control Panel Functions". The HM-6100 will execute programs in Control Panel Memory or Main Memory or a combination of both.

NOTE: In HM-6100 literature bit 0 refers to the MSB, bit 11 refers to the LSB. Data is represented in Two's Complement Integer notation. In this system, the negative of a number is formed by complementing each bit in the data word and adding "1" to the complemented number. The sign is indicated by the most significant bit. In the 12-bit word used by the HM-6100, when bit 0 is a "0", it denotes a positive number and when bit 0 is a "1", it denotes a negative number. The maximum number ranges for this system are 3777<sub>8</sub> (+2047) and 4000<sub>8</sub> (-2048).

# System Flexibility

Using the HM-6100 family, the designer has access to a comprehensive product line dedicated to satisfy his particular system requirements. He also has a very low cost reproduction of the PDP-8/E minicomputer whose existence is justified by a large product market base and a wealth of existing software. The wide range of CMOS memory products enable partitioning of the memory system in blocks from 64 to 4096 words of RAM and from 256 to 1024 words of ROM or PROM.

## **DEVELOPMENT SUPPORT**

The 6100 CPU family is supported by the Harris, single-board, CMOS MICRO-12 microcomputer and by existing PDP-8 minicomputers and their low cost operating systems.

5

# Pie Address and Instructions

The HM-6100 communicates with the PIE and with peripherals through the PIE via IOT commands. During the IOTA cycle an instruction of the form 6XXX is loaded into all PIE instruction registers. The bits are interpreted as shown below.

The 5 address bits (3-7) are compared with the pin programmable select inputs SEL3, SEL4, SEL5, SEL6, SEL7 to address 1 of 31 possible PIEs. Address zero is reserved for IOT's internal to the HM-6100. The four control bits are decoded by the PIE to select one of 16 instructions which are described below.

## PIE INSTRUCTION FORMAT

(	0	1	2	3	4	5	6	7	8	9	10	11
Γ	1	1	0		Αī	DDRE	SS			CON	ITRO	L

CONTROL	MNEMONICS	ACTION
0000 1000	READ1 READ2	The READ instructions generate a pulse on the appropriate read outputs. This signal is used by the peripheral device to gate onto the DX bus to be "OR'ed" with the HM-6100 accumulator data.
ļ		The HM-6100 accumulator is cleared prior to reading peripheral data when $\overline{\text{CO}}$ is asserted low.
0001	WRITE1	The WRITE instructions generate a pulse on the appropriate write output. This signal is used by
1001	WRITE2	peripherals to load the HM-6100 accumulator data on the DX lines into peripheral data registers. The HM-6100 AC is cleared after the write operation when the $\overline{\text{CO}}$ input is asserted low.
0010	SKIP1	The SKIP instructions test the state of the sense flip flops. If the input conditions have set the
0011	SKIP2	sense flip flop, the PIE will assert the SKP/INT output causing the HM-6100 to skip the next
1010	SKIP3	program instruction. The sense flip flop is then cleared. If the sense flip flop is not set, the PIE
1011	SKIP4	not assert the SKP/INT output and the HM-6100 will execute the next instruction.
0100	RCRA	The Read Control Register A instruction gates the contents of CRA onto the DX lines during time 4 to be "OR" transferred to the HM-6100 AC.
0101	WCRA	The Write Control Register A, Write Control Register B and Write Vector Register instructions
1101	WCRB	transfer HM-6100 AC data on the DX lines during time 5 of IOTA into the appropriate register.
1100	WVR	
0110	SFLAG1	The SET FLAG instructions set the bits FL1 and FL3 in control register A to a high level. PIE
1110	SFLAG3	outputs FLAG1 and FLAG3 follow the data stored in bits FL1 and FL3 of CRA.
0111	CFLAG1	The CLEAR FLAG instructions clear the bits FL1 and FL3 in control register A to a low level.
1111	CFLAG3	
(6007)8	CAF	HM-6100 internal IOT instruction CLEAR ALL FLAGS clears the interrupt requests by clearing the sense flip flops.

# Programmable Outputs

FLAGs (1-4) - The FLAGs are general purpose outputs that can be set and cleared under program control. GLAG1 follows bit FL1 in Control Register A and etc. FLAGs can be changed by loading new data into CRA via

the WCRA commands. In addition, FLAG1 and FLAG3 can be set and cleared directly by the commands SFLAG1, CFLAG1, SFLAG3 and CFLAG3.

# **CONTROL REGISTER A (CRA)**

The CRA can be read and written by the HM-6100 via the RCRA and WCRA commands.


The format and meaning of control bits are shown below.

FL (1-4) — Data on FLAG outputs corresponds to data in FL (1-4). Changing the FL bits under software control changes the corresponding FLAG outputs.

<u>IE (1-4)</u> — A high level on INTERRUPT ENABLE enables interrupts for the SENSE inputs.

Otherwise these inputs provide conditional skip testing as defined by the SKIP1-4 instructions.

<u>WP (1-2)</u> — A high level on WRITE POLARITY bits causes positive pulses at the WRITE outputs.



\* = Don't Care


## **CONTROL REGISTER B (CRB)**

The CRB can be written by the HM-6100 via the WCRB instruction. It has no read back capability. The format and meaning of control bits are shown.

<u>SL (1-4)</u> — A high level on the SENSE LEVEL bits causes the SENSE inputs to be level sensitive. A low level in the SL bits causes the SENSE inputs to be edge sensitive. An interrupt request is generated only if a sense line is set

up to be edge sensitive and interrupts are enabled via the IE bits of CRA.

<u>SP (1-4)</u> — A high level on the SENSE POLARITY bits causes the flip flop to be set by high level or positive going edge. A low level causes the flip flop to be set by a low level or negative going edge.



\* = Don't Care

## **VECTOR REGISTER**

A hardware priority network uniquely selects a PIE to provide a vectored address. The first IOT command of any type, after the HM-6100 signal INTERRUPT GRANT goes high, resets the INTGNT line to a low level. The INTGNT signal is used to freeze the priority network and enable vector generation. The highest priority PIE has PIN tied to VCC. The lowest priority PIE is the last one on

the chain. Within the PIE, SENSE1 has the highest priority and SENSE 4 has the lowest. The vector address generated by the PIE consists of 10 bits from the vector register and two bits that indicate the sense input within the highest priority PIE that generated the interrupt. If PIN is tied to GND, then the PIE will respond as a non-vectored interrupt device.




VPRI	CONDITIONS
00	SENSE 1
01	SENSE 2
10	SENSE 3
11	SENSE 4

5-36

# **IOT Considerations**

The HM-6100 communicates with peripherals via input/output transfers (IOT) instructions. The first three bits, 0-2 are always set to 68 (110) to specify an IOT instruction. The next 9 bits, 3-11, are user definable and can provide a minimal implementation when each bit controls one operation. When following PDP-8/E format, the next six bits, 3-8, contain the device selection code that determines the specific I/O device for which the IOT instruction is intended and, therefore, permits interfaces with up to 63 I/O devices. The last three bits, 9-11, contain the operation specification code that determines the specific operation to be performed. The HD-6102 MEDIC utilizes the PDP-8/E format. When using the HD-6101 PIE and the HD-6103 PIO, bits 3-7 perform the device selection function and bits 8-11 provide the operation specification code.

# **IOT INSTRUCTION FORMAT**



# Basic IOT Instruction: 6XXX8

0	1	2	3	4	5	6	7	8	9	10	11
1	1	0		DE	VICE S	SELECT	ION		(	CONTRO	OL

# PDP-8/E Format: 6NNX8

0	1	2	3	4	5	6	7	8	9	10	11
1	1	0		DEVIC	ESEL	ECTION	١		CON	TROL	

PIE and PIO Format

Care must be taken when building a system which uses all three peripheral interface devices from Harris to avoid conflicts with the device selection codes. Care also must be used when utilizing DEC compatible teletype and high speed reader interfaces in a system which includes PIE's and PIO's. The following table will assist in the assignment of device selection codes.

The HM-6100 CMOS Microprocessor is a single address, fixed word length, parallel transfer 12 bit microprocessor. It is a member of a broad based CMOS product line which comprises 6100 peripheral devices, RAMs, PROMs, ROMS and a full logic family. The processor recognizes the PDP-8\* instruction set and utilizes two's complement arithmetic logic. The device is completely static and may be operated from DC to its rated frequency. No external clock generators or controllers are required.

BASIC INSTRUCTIONS

The support chips, Peripheral Interface Element (PIE), Universal Asynchronous Receiver Transmitter (UART), Bit Rate Generator, Read Only Memories (ROM), Random Access Memories (RAM) and Programmable Read Only Memories (PROM) are completely compatible with the microprocessor. All devices are available in either an industrial or a military temperature range.

## Table of Instruction Set

		DAS	IC INSTRUCTIONS								
	MNEMONIC	OCTAL CODE	OPERATION								
ı	AND	0XXX	Logical AND	i							
	TAD	1XXX	Binary ADD	1							
1	ISZ DCA	2XXX 3XXX	Increment, and skip if zero Deposit and clear AC								
	JMS	4XXX	Jump to subroutine								
	JMP	5XXX	Jump								
	IOT	6XXX	In/out transfer								
	OPR	7XXX	Operate								
	GROU	P 1 OPE	RATE MICROINSTRUCTIONS								
	MNEMONIC	OCTAL CODE	OPERATION	SEQ.							
	NOP	7000	No operation	1							
	IAC	7001	increment accumulator	3							
	RAL	7004	Rotate accumulator left	4							
	RTL	7006 7010	Rotate two left Rotate accumulator right	4							
	RTR	7012	Rotate two right	4							
	BSW	7002	Byte swap	4							
	CML	7020	Complement link	2							
	CMA	7040	Complement accumulator	2							
	CIA	7041 7100	Complement and increment accum. Clear link	2,3							
	CLL CLL RAL	7100	Clear link Clear link-rotate accum. left	1,4							
	CLL RTL	7106	Clear link-rotate two left	1,4							
	CLL RAR	7110	Clear link-rotate accum, right	1,4							
	CLL RTR	7112	Clear link-rotate two right	1,4							
	STL	7120	Set the link	1,2							
	CLA CLA IAC	7200 7201	Clear accumulator Clear accum, -increment accum,	1,3							
	GLK	7204									
	CLA CLL	7300	Clear accumulator-clear link	1,4							
	STA	7240	Set the accumulator	1,2							
	GROU	P 2 OPE	RATE MICROINSTRUCTIONS								
		OCTAL	CTAL ODE OPERATION								
	MNEMONIC	CODE	OPERATION	SEQ							
	NOP	7400	No operation	1							
	NOP HLT	7400 7402	No operation Halt	1							
	NOP HLT OSR	7400 7402 7404	No operation Halt Or with switch register	1 3 3							
	NOP HLT OSR SKP	7400 7402 7404 7410	No operation Halt Or with switch register Skip	1 3 3							
	NOP HLT OSR SKP SNL	7400 7402 7404 7410 7420	No operation Halt Or with switch register Skip Skip on non-zero link	1 3 3							
	NOP HLT OSR SKP SNL SZL	7400 7402 7404 7410	No operation Halt Or with switch register Skip Skip on non-zero link Sko on zero link	1 3 3 1 1 1							
	NOP HLT OSR SKP SNL SZL SZA SNA	7400 7402 7404 7410 7420 7430 7440 7450	No operation Halt Or with switch register Skip Skip on non-zero link Skp on zero link Skip on zero accumulator Skip on non-zero accumulator	1 3 3 1 1 1 1							
	NOP HLT OSR SKP SNL SZL SZA SNA SZA SNL	7400 7402 7404 7410 7420 7430 7440 7450 7460	No operation Halt Or with switch register Skip Skip on non-zero link Skip on zero link Skip on zero accumulator Skip on non-zero accumulator Skip on non-zero accum, or skip on non-zero ink, or both	1 3 3 1 1 1 1 1							
	NOP HLT OSR SKP SNL SZL SZA SNA SZA SNA	7400 7402 7404 7410 7420 7430 7440 7450 7460	No operation Halt Or with switch register Skip Skip on non-zero link Skp on zero link Skp on zero accumulator Skip on non-zero accumulator Skip on non-zero accumulator on-zero accum, or skip on non-zero link, or both Skip on non-zero accum, and skip on zero link	1 3 3 1 1 1 1 1 1							
	NOP HLT OSR SKP SNL SZL SZA SNA SZA SNL SNA SZA SNL	7400 7402 7404 7410 7420 7430 7440 7450 7460 7470	No operation Halt Or with switch register Skip Skip on non-zero link Skip on zero link Skip on zero accumulator Skip on non-zero accumulator Skip on non-zero accumulator Skip on non-zero accum, or skip on non-zero link, or both Skip on non-zero accum, and skip on zero link Skip on non-zero accum.	1 3 3 1 1 1 1 1							
	NOP HLT OSR SKP SNL SZL SZA SNA SZA SNA	7400 7402 7404 7410 7420 7430 7440 7450 7460	No operation Halt Or with switch register Skip Skip on non-zero link Skip on zero link Skip on zero accumulator Skip on non-zero accumulator Skip on non-zero accumulator Skip on non-zero accumulator Skip on non-zero louden Skip on non-zero louden Skip on non-zero louden Skip on minus accumulator Skip on minus accumulator Skip on minus accumulator Skip on minus accumulator	1 3 3 1 1 1 1 1 1							
	NOP HLT OSR SKP SNL SZL SZA	7400 7402 7404 7410 7420 7430 7440 7450 7460 7470	No operation Halt Or with switch register Skip Skip on non-zero link Skip on zero link Skip on zero accumulator Skip on non-zero accumulator Skip on non-zero accumulator Skip on non-zero accum, or skip on non-zero link, or both Skip on non-zero accum, and skip on zero link Skip on minus accumulator Skip on minus accumulator Skip on minus accum. or skip on non-zero link or both Skip on positive accum, and skip	1 3 3 1 1 1 1 1 1							
	NOP HLT OSR SKP SNL SZL SZA SNA SZA SNA SZASNL SNA SZL SNA SZL SNA SZL SNA SZL	7400 7402 7404 7410 7420 7430 7440 7450 7460 7470 7500 7510 7520	No operation Halt Or with switch register Skip Skip on non-zero link Skip on zero link Skip on zero accumulator Skip on non-zero accumulator Skip on non-zero accumulator Skip on non-zero accumulator Skip on non-zero accum, or skip on non-zero link, or both Skip on non-zero accum, and skip on zero link Skip on minus accumulator Skip on positive accumulator Skip on minus accum, or skip on non-zero link or both Skip on positive accum, and skip on zero link Skip on minus accum, or skip on	1 3 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1							
	NOP HLT OSR SKP SNL SZL SZA SNA SZA SNL SNA SZL SMA SPA SPA SNL SMA SPA SMA SNL SPA SZL SMA SNL	7400 7402 7404 7410 7420 7430 7450 7460 7500 7510 7520 7530 7540	No operation Halt Or with switch register Skip Skip on non-zero link Skip on zero link Skip on zero accumulator Skip on non-zero accumulator Skip on non-zero accumulator Skip on non-zero accum, or skip on non-zero link, or both Skip on non-zero accum, and skip on zero link Skip on minus accumulator Skip on positive accumulator Skip on minus accumulotor Skip on minus accum, or skip on non-zero link or both Skip on positive accum, and skip on zero link	1 3 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1							
	NOP HLT OSR SKP SNL SZL SZA SNA SZA SNL SNA SZL SMA SPA SMA SNL SPA SMA SNL SPA SZL SMA SNL	7400 7402 7404 7410 7420 7430 7450 7460 7500 7510 7520 7530 7540	No operation Halt Or with switch register Skip Or with switch register Skip on non-zero link Skip on zero link Skip on on-zero accumulator Skip on non-zero accumulator Skip on non-zero accumulator Skip on non-zero accum, and skip on zero link Skip on minus accumulator Skip on positive accumulator Skip on minus accum. and skip on zero link Skip on minus accum. and skip on zero accum. or skip on zero accum. or both Skip on positive accum. and skip on non-zero accum. Skip on minus accum. or skip on zero accum. or skip on	1 3 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1							
	NOP HLT OSR SKP SNL SZL SZA SNA SZA SNL SNA SZL SMA SPA SPA SNL SMA SPA SMA SNL SPA SZL SMA SNL	7400 7402 7404 7410 7420 7430 7450 7460 7500 7510 7520 7530 7540	No operation Halt Or with switch register Skip Or with switch register Skip on non-zero link Skip on zero link Skip on zero accumulator Skip on non-zero accumulator Skip on non-zero accum, or skip on non-zero link, or both Skip on non-zero accum, and skip on zero link Skip on minus accumulator Skip on positive accumulator Skip on minus accum, or skip on non-zero link or both Skip on minus accum, and skip on zero link Skip on positive accum, and skip on zero link Skip on positive accum, and skip on zero accum, or both Skip on positive accum, and skip on non-zero accum, and skip on non-zero accum.	1 3 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1							
	NOP HLT OSR SKP SNL SZL SZA SNA SZA SNA SZA SNA SZA SNA SZA SNA SPA SMA SPA SMA SPA SMA SPA SMA SPA SMA SPA SNA SPA SNA SPA SNA SPA SNA SPA SNA SPA SNA SNA SNA SNA SNA SNA SNA SNA SNA SN	7400 7402 7404 7410 7420 7430 7440 7450 7460 7510 7510 7520 7530 7540 7550 7560	No operation Halt Or with switch register Skip Skip on non-zero link Skp on zero link Skip on zero accumulator Skip on non-zero accumulator Skip on zero accumulator Skip on zero accum, or skip on non-zero link, or both Skip on non-zero accum, and skip on zero link Skip on minus accumulator Skip on positive accumulator Skip on monitive accumulator Skip on positive accum, or skip on non-zero link or both Skip on minus accum, or skip on ozero accum, or both Skip on minus accum, and skip on zero link Skip on minus accum, and skip on non-zero accum, or skip on zero accum, and skip on zero link	1 3 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1							
	NOP HLT OSR SKP SNL SZL SZA SNA SZA SNL SNA SZA SNL SNA SZA SNA SPA SMA SNL SPA SZL SMA SPA SMA SNL SPA SZL SMA SPA SMA SNL SPA SNL	7400 7402 7404 7410 7420 7430 7450 7460 7460 7510 7520 7530 7540 7550 7560	No operation Halt Or with switch register Skip Skip on non-zero link Skip on zero link Skip on zero accumulator Skip on non-zero accumulator Skip on non-zero accumulator Skip on ono-zero accumulator Skip on non-zero ink, or both Skip on non-zero accum, and skip on zero link Skip on minus accumulator Skip on minus accumulator Skip on minus accum, or skip on non-zero link Skip on minus accum, or skip on non-zero link or both Skip on positive accum, and skip on zero link Skip on minus accum, or skip on zero accum, or both Skip on positive accum, and skip on non-zero accum. Skip on minus accum. or skip on zero accum, or skip on non-zero accum, and skip on non-zero accum, and skip on non-zero accum, and skip on	1 3 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1							

Load accum, with switch register Skip on zero accum, then clear

Skip on minus accum, then clear

Skip on positive accum, then clear

accum,

accum

Skip on non-zero accum, then clear

7640

7650

7700

7710


SNA CLA

SMA CLA

SPA CLA

GROU	JP 3 OPEI	RATE MICROINSTRUCTIONS										
MNEMONIC	OCTAL CODE	OPERATION	LOG SEQ_									
NOP MQL MQA SWP CLA CAM ACL	7401 7421 7501 7521 7601 7621 7701	No operation MQ register load MQ register into accumulator Swap accum, and MQ register Clear accumulator Clear accum, and MQ register Clear accum, and load MQ register Into accumulator Clear accum, and swap accum, and MQ register	3 2 2 3 1 3 3									
PROCESSOR IOT INSTRUCTIONS												
	PROCESS	OR IOT INSTRUCTIONS										
MNEMONIC	OCTAL CODE	OR IOT INSTRUCTIONS OPERATION										
	OCTAL	· · · · · · · · · · · · · · · · · · ·	devices,									

# Bit Assignments



1,2

1,2

1,2

<sup>\*</sup> Trademark of Digital Equipment Corp., Maynard Ma.

# **Specifications**

#### CENTRAL PROCESSOR

HM-6100

•	Crystal Controlled										2.4	5MH	İz
•	Single Power Supply										. +5	Vol	ts
•	CMOS						٦	Г٦	٦ŧ	c	amr	atib	ه ا

## MEMORY

ROM - 1K x 12 Bits Monitor (Resident in control panel memory does not use user address space.)
 RAM - 256 x 12 Bits (Expandable to 1K words.)

## **INTERFACES**

SERIAL I/O:

20mA Current Loop TTY RS-232 (Jumper Selectable)

Baud Rate 50 thru 9600 (Jumper

Selectable)

BUS:

CMOS Compatible (Dual 22 Pin

Connector Provided)

PARALLEL I/O: 12 Bit Input (Optional)

12 Bit Output (Optional)

Large User Wirewrap Area Provided

for Additional I/O

## **SOFTWARE**

System monitor provided in ROM with resident keyboard, display and serial output control. Allows user to load, dump and display programs.

## LITERATURE (Provided with Micro-12)

- Micro-12 User Manual
- Microprocessor Systems Design Manual
- Introduction to Programming
- Assembly Language Reference Card
- Introduction to DECUS

## PHYSICAL CHARACTERISTICS

•	Height.												8.4	Inches
•	Width .												11.6	Inches
•	Depth.												0.75	Inches
•	Weight.													14 Oz.

## **ELECTRICAL CHARACTERISTICS**

• Vcc =	
• VTTY =	(-) 12 Volts ±20%, 30 mA
	(Req. only if TTY is connected.)
• ICC =	.40mA (System), 160mA (Display)

## **OPTIONS:**

- 1K Memory
- 4K Memory
- Parallel I/O
- Downloader Software

6

