

HYS64T256020HU-[3.7/5]-A HYS72T256020HU-[3.7/5]-A

240-Pin Unbuffered DDR2 SDRAM Modules

DDR2 SDRAM
UDIMM SDRAM RoHS Compliant

Memory Products



N e v e r s t o p t h i n k i n g .

The information in this document is subject to change without notice.

Edition 2004-09

**Published by Infineon Technologies AG,
St.-Martin-Strasse 53,
81669 München, Germany**

**© Infineon Technologies AG 2004.
All Rights Reserved.**

Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

HYS64T256020HU-[3.7/5]-A HYS72T256020HU-[3.7/5]-A

240-Pin Unbuffered DDR2 SDRAM Modules

DDR2 SDRAM

UDIMM SDRAM RoHS Compliant

Memory Products



N e v e r s t o p t h i n k i n g .

| | | |
|--------------------------|--|----------------|
| Revision History: | Rev. 1.0 | 2004-09 |
| Previous Revision: | Rev. 0.22 | 2003-09 |
| Page | Subjects (major changes since last revision) | |
| | | |
| | | |
| | | |

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all?
Your feedback will help us to continuously improve the quality of this document.
Please send your proposal (including a reference to this document) to:

techdoc.mp@infineon.com



Table of Contents

| | | |
|----------|--|----|
| 1 | Overview | 6 |
| 1.1 | Features | 6 |
| 1.2 | Description | 6 |
| 2 | Pin Configuration | 9 |
| 2.1 | Block Diagrams | 19 |
| 3 | I_{DD} Specifications and Conditions | 21 |
| 3.1 | I_{DD} Test Conditions | 25 |
| 3.2 | ODT (On Die Termination) Current | 25 |
| 4 | Electrical Characteristics | 26 |
| 4.1 | Operating Conditions | 26 |
| 5 | SPD Codes | 31 |
| 6 | Package Outlines | 39 |
| 7 | Product Type Nomenclature (DDR2 DRAMs and DIMMs) | 40 |

1 Overview

This chapter gives an overview of the 240-Pin Unbuffered DDR2 SDRAM Modules product family and describes its main characteristics.

1.1 Features

- 240-pin PC2-4200 and PC2-3200 DDR2 SDRAM memory modules for use as main memory when installed in systems such as mobile personal computers.
- 256M × 64, 256M × 72 module organisation, and 128M × 8 chip organisation
- JEDEC standard Double-Data-Rate-Two Synchronous DRAMs (DDR2 SDRAM) with a single + 1.8 V (± 0.1 V) power supply
- Built with 1Gb DDR2 SDRAMs in and P-TFBGA-68 chipsize packages
- Programmable CAS Latencies (3, 4 and 5), Burst Length (8 & 4) and Burst Type
- Burst Refresh, Distributed Refresh and Self Refresh
- All inputs and outputs SSTL_18 compatible
- OCD (Off-Chip Driver Impedance Adjustment) and ODT (On-Die Termination)
- Serial Presence Detect with E²PROM
- UDIMM Dimensions (nominal): 30 mm high, 133.35 mm wide
- Based on JEDEC standard reference layouts Raw Card "B"
- RoHS Compliant Products¹⁾

Table 1 Performance

| Product Type Speed Code | | | -3.7 | -5 | Units |
|--------------------------|------|-----------|----------------|----------------|-------|
| Speed Grade | | | PC2-4200 4-4-4 | PC2-3200 3-3-3 | — |
| max. Clock Frequency | @CL5 | f_{CK5} | 266 | 200 | MHz |
| | @CL4 | f_{CK4} | 266 | 200 | MHz |
| | @CL3 | f_{CK3} | 200 | 200 | MHz |
| min. RAS-CAS-Delay | | t_{RCD} | 15 | 15 | ns |
| min. Row Pre charge Time | | t_{RP} | 15 | 15 | ns |
| min. Row Active Time | | t_{RAS} | 45 | 40 | ns |
| min. Row Cycle Time | | t_{RC} | 60 | 55 | ns |

1.2 Description


The INFINEON HYS[64/72]T256020HU-[3.7/5]-A module family are low profile Unbuffered DIMM modules with 30,0 mm height based on DDR2 technology. DIMMs are available as non-ECC modules in 256M × 64 (2GB), and as ECC-modules in 256M × 72 (2GB) organisation and density, intended for mounting into 240 pin connector sockets.

The memory array is designed with 1Gb Double Data

Rate (DDR2) Synchronous DRAMs for ECC and Non-ECC applications. Decoupling capacitors are mounted on the PCB board. The DIMMs feature serial presence detect based on a serial E²PROM device using the 2-pin I²C protocol. The first 128 bytes are programmed with configuration data and the second 128 bytes are available to the customer.

¹⁾RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.

Table 2 Ordering Information

| Product Type ¹⁾ | Compliance Code ²⁾ | Description | SDRAM Technology |
|----------------------------|-------------------------------|------------------|---|
| PC2-3200 | | |  |
| HYS64T256020HU-5-A | 2GB 2R×8 PC2-3200U-333-11-B1 | 2 Ranks, Non-ECC | 1 Gbit (×8) |
| HYS72T256020HU-5-A | 2GB 2R×8 PC2-3200E-333-11-B1 | 2 Ranks, ECC | 1 Gbit (×8) |
| PC2-4200 | | | |
| HYS64T256020HU-3.7-A | 2GB 2R×8 PC2-4200U-444-11-B1 | 2 Ranks, Non-ECC | 1 Gbit (×8) |
| HYS72T256020HU-3.7-A | 2GB 2R×8 PC2-4200E-444-11-B1 | 2 Ranks, ECC | 1 Gbit (×8) |

1) All part numbers end with a place code, designating the silicon die revision. Example: HYS64T256020HU-3.7-A, indicating Rev. "A" dies are used for DDR2 SDRAM components. For all INFINEON DDR2 module and component nomenclature see [Chapter 7](#) of this data sheet.

2) The Compliance Code is printed on the module label and describes the speed grade, e.g. "PC2-4200U-444-11-B", where 4200U means Unbuffered DIMM modules with 4.26 GB/sec Module Bandwidth and "444-11" means Column Address Strobe (CAS) latency = 4, Row Column Delay (RCD) latency = 4 and Row Pre charge (RP) latency = 4 using the latest JEDEC SPD Revision 1.1 and produced on the Raw Card "B".

Table 3 Address Format

| DIMM Density | Module Organization | Memory Ranks | ECC/ Non-ECC | # of SDRAMs | # of row/bank/columns bits | Raw Card |
|--------------|---------------------|--------------|--------------|-------------|----------------------------|----------|
| 2 GB | 256M × 64 | 2 | Non-ECC | 16 | 14/3/10 | B |
| 2 GB | 256M × 72 | 2 | ECC | 18 | 14/3/10 | B |

Table 4 Components on Modules ¹⁾

| Part Number | DRAM components reference data sheet | DRAM Density | DRAM Organisation |
|------------------------------|--------------------------------------|--------------|-------------------|
| HYS64T256020HU ²⁾ | HYB18T1G800AF ²⁾ | 1 Gbit | 128Mb ×8 |
| HYS72T256020HU ²⁾ | HYB18T1G800AF ²⁾ | 1 Gbit | 128Mb ×8 |

1) For a detailed description of all functions of the DRAM components on these modules see the referenced component data sheet.

2) Green products

2 Pin Configuration

The pin configuration of the Unbuffered DDR2 SDRAM DIMM is listed by function in [Table 5](#) (240 pins). The abbreviations used in columns Pin and Buffer Type are explained in [Table 6](#) and [Table 7](#) respectively. The pin numbering is depicted in [Figure 1](#) for non-ECC modules (×64) and [Figure 2](#) for ECC modules (×72).

Table 5 Pin Configuration of UDIMM

| Pin# | Name | Pin Type | Buffer Type | Function |
|------------------------|------------------|----------|-------------|--|
| Clock Signals | | | | |
| 185 | CK0 | I | SSTL | Clock Signals 2:0, Complement Clock Signals 2:0 <i>Note: The system clock inputs. All address and command lines are sampled on the cross point of the rising edge of CK and the falling edge of \overline{CK}. A Delay Locked Loop (DLL) circuit is driven from the clock inputs and output timing for read operations is synchronized to the input clock.</i> |
| 137 | CK1 | I | SSTL | |
| 220 | CK2 | I | SSTL | |
| 186 | $\overline{CK0}$ | I | SSTL | |
| 138 | $\overline{CK1}$ | I | SSTL | |
| 221 | $\overline{CK2}$ | I | SSTL | |
| 52 | CKE0 | I | SSTL | Clock Enable Rank 1:0 <i>Note: Activates the DDR2 SDRAM CK signal when HIGH and deactivates the CK signal when LOW. By deactivating the clocks, CKE LOW initiates the Power Down Mode or the Self Refresh Mode.</i> <i>Note: 2 Ranks module</i> |
| 171 | CKE1 | I | SSTL | |
| | NC | NC | — | |
| Control Signals | | | | |
| 193 | $\overline{S0}$ | I | SSTL | Chip Select Rank 1:0 <i>Note: Enables the associated DDR2 SDRAM command decoder when LOW and disables the command decoder when HIGH. When the command decoder is disabled, new commands are ignored but previous operations continue. Rank 0 is selected by $\overline{S0}$; Rank 1 is selected by $\overline{S1}$. Ranks are also called "Physical banks".</i> <i>Note: 2 Ranks module</i> |
| 76 | $\overline{S1}$ | I | SSTL | |
| | NC | NC | — | |
| 192 | \overline{RAS} | I | SSTL | Row Address Strobe <i>Note: When sampled at the cross point of the rising edge of CK, and falling edge of \overline{CK}, \overline{RAS}, \overline{CAS} and \overline{WE} define the operation to be executed by the SDRAM.</i> |
| 74 | \overline{CAS} | I | SSTL | Column Address Strobe |
| 73 | \overline{WE} | I | SSTL | Write Enable |
| Address Signals | | | | |
| 71 | BA0 | I | SSTL | Bank Address Bus 1:0 <i>Note: Selects which DDR2 SDRAM internal bank of four or eight is activated.</i> |
| 190 | BA1 | I | SSTL | |
| 54 | BA2 | I | SSTL | Bank Address Bus 2 <i>Note: greater than 512Mb DDR2 SDRAMS</i> |
| | NC | NC | — | <i>Note: less than 1Gb DDR2 SDRAMS</i> |

Table 5 Pin Configuration of UDIMM (cont'd)

| Pin# | Name | Pin Type | Buffer Type | Function |
|------|------|----------|-------------|---|
| 188 | A0 | I | SSTL | Address Bus 12:0 <i>Note: During a Bank Activate command cycle, defines the row address when sampled at the crosspoint of the rising edge of CK and falling edge of \overline{CK}. During a Read or Write command cycle, defines the column address when sampled at the cross point of the rising edge of CK and falling edge of \overline{CK}. In addition to the column address, AP is used to invoke autoprecharge operation at the end of the burst read or write cycle. If AP is HIGH, autoprecharge is selected and BA0-BAn defines the bank to be precharged. If AP is LOW, autoprecharge is disabled. During a Precharge command cycle, AP is used in conjunction with BA0-BAn to control which bank(s) to precharge. If AP is HIGH, all banks will be precharged regardless of the state of BA0-BAn inputs. If AP is LOW, then BA0-BAn are used to define which bank to precharge.</i> |
| 183 | A1 | I | SSTL | |
| 63 | A2 | I | SSTL | |
| 182 | A3 | I | SSTL | |
| 61 | A4 | I | SSTL | |
| 60 | A5 | I | SSTL | |
| 180 | A6 | I | SSTL | |
| 58 | A7 | I | SSTL | |
| 179 | A8 | I | SSTL | |
| 177 | A9 | I | SSTL | |
| 70 | A10 | I | SSTL | |
| | AP | I | SSTL | |
| 57 | A11 | I | SSTL | |
| 176 | A12 | I | SSTL | |
| 196 | A13 | I | SSTL | Address Signal 13 <i>Note: 1 Gbit based module and 512M $\times 4/\times 8$</i> |
| | NC | NC | — | <i>Note:</i> 1. Module based on 1 Gbit $\times 16$ 2. Module based on 512 Mbit $\times 16$ or smaller |
| 174 | A14 | I | SSTL | Address Signal 14 <i>Note: Modules based on 2 Gbit</i> |
| | NC | NC | — | <i>Note: Modules based on 1 Gbit or smaller</i> |

Table 5 Pin Configuration of UDIMM (cont'd)

| Pin# | Name | Pin Type | Buffer Type | Function |
|---------------------|------|----------|-------------|--|
| Data Signals | | | | |
| 3 | DQ0 | I/O | SSTL | Data Bus 63:0 Note: Data Input/Output pins |
| 4 | DQ1 | I/O | SSTL | |
| 9 | DQ2 | I/O | SSTL | |
| 10 | DQ3 | I/O | SSTL | |
| 122 | DQ4 | I/O | SSTL | |
| 123 | DQ5 | I/O | SSTL | |
| 128 | DQ6 | I/O | SSTL | |
| 129 | DQ7 | I/O | SSTL | |
| 12 | DQ8 | I/O | SSTL | |
| 13 | DQ9 | I/O | SSTL | |
| 21 | DQ10 | I/O | SSTL | |
| 22 | DQ11 | I/O | SSTL | |
| 131 | DQ12 | I/O | SSTL | |
| 132 | DQ13 | I/O | SSTL | |
| 140 | DQ14 | I/O | SSTL | |
| 141 | DQ15 | I/O | SSTL | |
| 24 | DQ16 | I/O | SSTL | |

Table 5 Pin Configuration of UDIMM (cont'd)

| Pin# | Name | Pin Type | Buffer Type | Function |
|------|------|----------|-------------|----------------------|
| 25 | DQ17 | I/O | SSTL | Data Bus 63:0 |
| 30 | DQ18 | I/O | SSTL | |
| 31 | DQ19 | I/O | SSTL | |
| 143 | DQ20 | I/O | SSTL | |
| 144 | DQ21 | I/O | SSTL | |
| 149 | DQ22 | I/O | SSTL | |
| 150 | DQ23 | I/O | SSTL | |
| 33 | DQ24 | I/O | SSTL | |
| 34 | DQ25 | I/O | SSTL | |
| 39 | DQ26 | I/O | SSTL | |
| 40 | DQ27 | I/O | SSTL | |
| 152 | DQ28 | I/O | SSTL | |
| 153 | DQ29 | I/O | SSTL | |
| 158 | DQ30 | I/O | SSTL | |
| 159 | DQ31 | I/O | SSTL | |
| 80 | DQ32 | I/O | SSTL | |
| 81 | DQ33 | I/O | SSTL | |
| 86 | DQ34 | I/O | SSTL | |
| 87 | DQ35 | I/O | SSTL | |
| 199 | DQ36 | I/O | SSTL | |
| 200 | DQ37 | I/O | SSTL | |
| 205 | DQ38 | I/O | SSTL | |
| 206 | DQ39 | I/O | SSTL | |
| 89 | DQ40 | I/O | SSTL | |
| 90 | DQ41 | I/O | SSTL | |
| 95 | DQ42 | I/O | SSTL | |
| 96 | DQ43 | I/O | SSTL | |
| 208 | DQ44 | I/O | SSTL | |
| 209 | DQ45 | I/O | SSTL | |
| 214 | DQ46 | I/O | SSTL | |
| 215 | DQ47 | I/O | SSTL | |
| 98 | DQ48 | I/O | SSTL | |
| 99 | DQ49 | I/O | SSTL | |
| 107 | DQ50 | I/O | SSTL | |
| 108 | DQ51 | I/O | SSTL | |
| 217 | DQ52 | I/O | SSTL | |
| 218 | DQ53 | I/O | SSTL | |
| 226 | DQ54 | I/O | SSTL | |
| 227 | DQ55 | I/O | SSTL | |
| 110 | DQ56 | I/O | SSTL | |

Table 5 Pin Configuration of UDIMM (cont'd)

| Pin# | Name | Pin Type | Buffer Type | Function |
|-------------------------|------|----------|-------------|---|
| 111 | DQ57 | I/O | SSTL | Data Bus 63:0 |
| 116 | DQ58 | I/O | SSTL | |
| 117 | DQ59 | I/O | SSTL | |
| 229 | DQ60 | I/O | SSTL | |
| 230 | DQ61 | I/O | SSTL | |
| 235 | DQ62 | I/O | SSTL | |
| 236 | DQ63 | I/O | SSTL | |
| Check Bit Signal | | | | |
| 42 | CB0 | I/O | SSTL | Check Bit 0 <i>Note: ECC type module only</i> |
| | NC | NC | — | <i>Note: Non-ECC module</i> |
| 43 | CB1 | I/O | SSTL | Check Bit 1 <i>Note: ECC type module only</i> |
| | NC | NC | — | <i>Note: Non-ECC module</i> |
| 48 | CB2 | I/O | SSTL | Check Bit 2 <i>Note: ECC type module only</i> |
| | NC | NC | — | <i>Note: Non-ECC module</i> |
| 49 | CB3 | I/O | SSTL | Check Bit 3 <i>Note: ECC type module only</i> |
| | NC | NC | — | <i>Note: Non-ECC module</i> |
| 161 | CB4 | I/O | SSTL | Check Bit 4 <i>Note: ECC type module only</i> |
| | NC | NC | — | <i>Note: Non-ECC module</i> |
| 162 | CB5 | I/O | SSTL | Check Bit 5 <i>Note: ECC type module only</i> |
| | NC | NC | — | <i>Note: Non-ECC module</i> |
| 167 | CB6 | I/O | SSTL | Check Bit 6 <i>Note: ECC type module only</i> |
| | NC | NC | — | <i>Note: Non-ECC module</i> |
| 168 | CB7 | I/O | SSTL | Check Bit 7 <i>Note: ECC type module only</i> |
| | NC | NC | — | <i>Note: Non-ECC module</i> |

Table 5 Pin Configuration of UDIMM (cont'd)

| Pin# | Name | Pin Type | Buffer Type | Function |
|---|-------------------|----------|-------------|--|
| Data Strobe Bus | | | | |
| 7 | DQS0 | I/O | SSTL | Data Strobe Bus 8:0 <i>Note: The data strobes, associated with one data byte, sourced with data transfers. In Write mode, the data strobe is sourced by the controller and is centered in the data window. In Read mode the data strobe is sourced by the DDR2 SDRAM and is sent at the leading edge of the data window. \overline{DQS} signals are complements, and timing is relative to the crosspoint of respective DQS and \overline{DQS}. If the module is to be operated in single ended strobe mode, all \overline{DQS} signals must be tied on the system board to V_{SS} and DDR2 SDRAM mode registers programmed appropriately.</i> |
| 16 | DQS1 | I/O | SSTL | |
| 28 | DQS2 | I/O | SSTL | |
| 37 | DQS3 | I/O | SSTL | |
| 84 | DQS4 | I/O | SSTL | |
| 93 | DQS5 | I/O | SSTL | |
| 105 | DQS6 | I/O | SSTL | |
| 114 | DQS7 | I/O | SSTL | |
| 46 | DQS8 | I/O | SSTL | |
| <i>Note: See block diagram for corresponding DQ signals</i> | | | | |
| 6 | $\overline{DQS0}$ | I/O | SSTL | Complement Data Strobe Bus 8:0 <i>Note: See block diagram for corresponding DQ signals</i> |
| 15 | $\overline{DQS1}$ | I/O | SSTL | |
| 27 | $\overline{DQS2}$ | I/O | SSTL | |
| 36 | $\overline{DQS3}$ | I/O | SSTL | |
| 83 | $\overline{DQS4}$ | I/O | SSTL | |
| 92 | $\overline{DQS5}$ | I/O | SSTL | |
| 104 | $\overline{DQS6}$ | I/O | SSTL | |
| 113 | $\overline{DQS7}$ | I/O | SSTL | |
| 45 | $\overline{DQS8}$ | I/O | SSTL | |
| Data Mask Signals | | | | |
| 125 | DM0 | I | SSTL | Data Mask Bus 8:0 <i>Note: The data write masks, associated with one data byte. In Write mode, DM operates as a byte mask by allowing input data to be written if it is LOW but blocks the write operation if it is HIGH. In Read mode, DM lines have no effect.</i> |
| 134 | DM1 | I | SSTL | |
| 146 | DM2 | I | SSTL | |
| 155 | DM3 | I | SSTL | |
| 202 | DM4 | I | SSTL | |
| 211 | DM5 | I | SSTL | |
| 223 | DM6 | I | SSTL | |
| 232 | DM7 | I | SSTL | |
| 164 | DM8 | I | SSTL | |
| <i>Note: See block diagram for corresponding DQ M signals</i> | | | | |
| EEPROM | | | | |
| 120 | SCL | I | CMOS | Serial Bus Clock <i>Note: This signal is used to clock data into and out of the SPD EEPROM.</i> |
| 119 | SDA | I/O | OD | Serial Bus Data <i>Note: This is a bidirectional pin used to transfer data into or out of the SPD EEPROM. A resistor must be connected from SDA to V_{DDSPD} on the motherboard to act as a pull-up.</i> |

Table 5 Pin Configuration of UDIMM (cont'd)

| Pin# | Name | Pin Type | Buffer Type | Function |
|--|-------------|----------|-------------|---|
| 239 | SA0 | I | CMOS | Serial Address Select Bus 2:0 <i>Note: Address pins used to select the Serial Presence Detect base address.</i> |
| 240 | SA1 | I | CMOS | |
| 101 | SA2 | I | CMOS | |
| Power Supplies | | | | |
| 1 | V_{REF} | AI | — | I/O Reference Voltage <i>Note: Reference voltage for the SSTL-18 inputs.</i> |
| 238 | V_{DDSPD} | PWR | — | EEPROM Power Supply <i>Note: Power supplies for core, I/O, Serial Presence Detect, and ground for the module.</i> |
| 51,56,62,72,75,78,170,175,181,191,194 | V_{DDQ} | PWR | — | I/O Driver Power Supply |
| 53,59,64,67,69,172,178,184,187,189,197 | V_{DD} | PWR | — | Power Supply <i>Note: Power supplies for core, I/O, Serial Presence Detect, and ground for the module.</i> |
| 2,5,8,11,14,17,20,23,26,29,32,35,38,41,44,47,50,65,66,79,82,85,88,91,94,97,100,103,106,109,112,115,118,121,124,127,130,133,136,139,142,145,148,151,154,157,160,163,166,169,198,201,204,207,210,213,216,219,222,225,228,231,234,237 | V_{SS} | GND | — | Ground Plane <i>Note: Power supplies for core, I/O, Serial Presence Detect, and ground for the module.</i> |
| Other Pins | | | | |
| 195 | ODT0 | I | SSTL | On-Die Termination Control 0 |
| 77 | ODT1 | I | SSTL | On-Die Termination Control 1 <i>Note: Asserts on-die termination for DQ, DM, DQS, and \overline{DQS} signals if enabled via the DDR2 SDRAM mode register.</i> <i>Note: 2 Rank modules</i> |
| | NC | NC | — | <i>Note: 1 Rank modules</i> |
| 18,19,55,68,102,126,135,147,156,165,173,203,212,224,233 | NC | NC | — | Not connected <i>Note: Pins not connected on Infineon UDIMMs</i> |

Table 6 Abbreviations for Pin Type

| Abbreviation | Description |
|---------------------|---|
| I | Standard input-only pin. Digital levels. |
| O | Output. Digital levels. |
| I/O | I/O is a bidirectional input/output signal. |
| AI | Input. Analog levels. |
| PWR | Power |
| GND | Ground |
| NC | Not Connected |

Table 7 Abbreviations for Buffer Type

| Abbreviation | Description |
|---------------------|---|
| SSTL | Serial Stub Terminated Logic (SSTL_18) |
| LV-CMOS | Low Voltage CMOS |
| CMOS | CMOS Levels |
| OD | Open Drain. The corresponding pin has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR. |

Pin Configuration





Figure 1 Pin Configuration UDIMM x64 (240 Pin)

MPPT0150

Pin Configuration



MPPT0160

Figure 2 Pin Configuration UDIMM x72 (240 Pin)

2.1 Block Diagrams




Figure 3 Block Diagram Raw Card B UDIMM (x64, 2 Ranks, x8)

Notes

1. $DQ, DQS, \overline{DQS}, DM, CB$ resistors are $22 \Omega \pm 5 \%$
2. $BA_n, A_n, \overline{RAS}, \overline{CAS}, \overline{WE}$ resistors are $7.5 \Omega \pm 5 \%$
3. ODT, CKE, \overline{S} capacitors are $24 pF$
4. All \overline{CK} lines have resistor termination between \overline{CK} and CK .

Table 8 Clock Signal Loads

| Clock Input | SDRAMs | Note |
|-----------------------|--------|------|
| $CK0, \overline{CK0}$ | 4 | |
| $CK1, \overline{CK1}$ | 6 | |
| $CK2, \overline{CK3}$ | 6 | |




Figure 4 Block Diagram Raw Card B UDIMM (x72, 2 Ranks, x8)

Notes

1. $DQ, \overline{DQS}, \overline{DM}, CB$ resistors are $22 \Omega \pm 5 \%$
2. $BA_n, A_n, \overline{RAS}, \overline{CAS}, \overline{WE}$ resistors are $7.5 \Omega \pm 5 \%$
3. ODT, CKE, \overline{S} capacitors are 24 pF
4. All \overline{CK} lines have resistor termination between \overline{CK} and \overline{CK} .

Table 9 Clock Signal Loads

| Clock Input | SDRAMs | Note |
|----------------------------------|--------|------|
| $\overline{CK0}, \overline{CK0}$ | 6 | |
| $\overline{CK1}, \overline{CK1}$ | 6 | |
| $\overline{CK2}, \overline{CK3}$ | 6 | |

3 I_{DD} Specifications and Conditions

Table 10 I_{DD} Measurement Conditions¹⁾²⁾³⁾⁴⁾⁵⁾⁶⁾

| Parameter | Symbol |
|---|---------------|
| Operating Current 0 One bank Active - Precharge; $t_{CK} = t_{CK.MIN}$, $t_{RC} = t_{RC.MIN}$, $t_{RAS} = t_{RAS.MIN}$, CKE is HIGH, \overline{CS} is HIGH between valid commands. Address and control inputs are SWITCHING, Databus inputs are SWITCHING. | I_{DD0} |
| Operating Current 1 One bank Active - Read - Precharge; $I_{OUT} = 0$ mA, $BL = 4$, $t_{CK} = t_{CK.MIN}$, $t_{RC} = t_{RC.MIN}$, $t_{RAS} = t_{RAS.MIN}$, $t_{RCD} = t_{RCD.MIN}$, $AL = 0$, $CL = CL_{.MIN}$; CKE is HIGH, \overline{CS} is HIGH between valid commands. Address and control inputs are SWITCHING, Databus inputs are SWITCHING. | I_{DD1} |
| Precharge Power-Down Current Other control and address inputs are STABLE, Data bus inputs are FLOATING. | I_{DD2P} |
| Precharge Standby Current All banks idle; \overline{CS} is HIGH; CKE is HIGH; $t_{CK} = t_{CK.MIN}$; Other control and address inputs are SWITCHING, Data bus inputs are SWITCHING. | I_{DD2N} |
| Precharge Quiet Standby Current All banks idle; \overline{CS} is HIGH; CKE is HIGH; $t_{CK} = t_{CK.MIN}$; Other control and address inputs are STABLE, Data bus inputs are FLOATING. | I_{DD2Q} |
| Active Power-Down Current All banks open; $t_{CK} = t_{CK.MIN}$, CKE is LOW; Other control and address inputs are STABLE, Data bus inputs are FLOATING. MRS A12 bit is set to LOW (Fast Power-down Exit); | $I_{DD3P(0)}$ |
| Active Power-Down Current All banks open; $t_{CK} = t_{CK.MIN}$, CKE is LOW; Other control and address inputs are STABLE, Data bus inputs are FLOATING. MRS A12 bit is set to HIGH (Slow Power-down Exit); | $I_{DD3P(1)}$ |
| Active Standby Current Burst Read: All banks open; Continuous burst reads; $BL = 4$; $AL = 0$, $CL = CL_{.MIN}$; $t_{CK} = t_{CK.MIN}$; $t_{RAS} = t_{RAS.MAX}$, $t_{RP} = t_{RP.MIN}$; CKE is HIGH, \overline{CS} is HIGH between valid commands. Address inputs are SWITCHING; Data Bus inputs are SWITCHING; $I_{OUT} = 0$ mA. | I_{DD3N} |
| Operating Current Burst Read: All banks open; Continuous burst reads; $BL = 4$; $AL = 0$, $CL = CL_{.MIN}$; $t_{CK} = t_{CK.MIN}$; $t_{RAS} = t_{RAS.MAX}$, $t_{RP} = t_{RP.MIN}$; CKE is HIGH, \overline{CS} is HIGH between valid commands. Address inputs are SWITCHING; Data Bus inputs are SWITCHING; $I_{OUT} = 0$ mA. | I_{DD4R} |
| Operating Current Burst Write: All banks open; Continuous burst writes; $BL = 4$; $AL = 0$, $CL = CL_{.MIN}$; $t_{CK} = t_{CK.MIN}$; $t_{RAS} = t_{RAS.MAX}$, $t_{RP} = t_{RP.MAX}$; CKE is HIGH, \overline{CS} is HIGH between valid commands. Address inputs are SWITCHING; Data Bus inputs are SWITCHING; | I_{DD4W} |
| Burst Refresh Current $t_{CK} = t_{CKmin.}$, Refresh command every $t_{RFC} = t_{RFC.MIN}$ interval, CKE is HIGH, \overline{CS} is HIGH between valid commands, Other control and address inputs are SWITCHING, Data bus inputs are SWITCHING. | I_{DD5B} |
| Distributed Refresh Current $t_{CK} = t_{CKmin.}$, Refresh command every $t_{RFC} = t_{REFI}$ interval, CKE is LOW and \overline{CS} is HIGH between valid commands, Other control and address inputs are SWITCHING, Data bus inputs are SWITCHING. | I_{DD5D} |

Table 10 I_{DD} Measurement Conditions¹⁾²⁾³⁾⁴⁾⁵⁾⁶⁾

| Parameter | Symbol |
|---|-----------|
| Self-Refresh Current CKE ≤ 0.2 V; external clock off, CK and \overline{CK} at 0 V; Other control and address inputs are FLOATING, Data bus inputs are FLOATING. I_{DD6} current values are guaranteed up to T_{CASE} of 85 °C max. | I_{DD6} |
| All Bank Interleave Read Current All banks are being interleaved at minimum t_{RC} without violating t_{RRD} using a burst length of 4. Control and address bus inputs are STABLE during DESELECTS. $I_{out} = 0$ mA. | I_{DD7} |

- 1) $V_{DDQ} = 1.8 \text{ V} \pm 0.1 \text{ V}$; $V_{DD} = 1.8 \text{ V} \pm 0.1 \text{ V}$
- 2) I_{DD} specifications are tested after the device is properly initialized and I_{DD} parameter are specified with ODT disabled.
- 3) Definitions for I_{DD} :
 LOW is defined as $V_{IN} \leq V_{IL(ac).MAX}$, HIGH is defined as $V_{IN} \geq V_{IH(ac).MIN}$
 STABLE is defined as: inputs are stable at a HIGH or LOW level
 FLOATING is defined as: inputs are $V_{REF} = V_{DDQ}/2$
 SWITCHING is defined as: inputs are changing between HIGH and LOW every other clock (once per 2 cycles) for address and control signals, and inputs changing between HIGH and LOW every other data transfer (once per cycle) for DQ signals not including mask or strobes.
- 4) I_{DD1} , I_{DD4R} and I_{DD7} current measurements are defined with the outputs disabled ($I_{OUT} = 0$ mA). To achieve this on module level the output buffers can be disabled using an EMRS(1) (Extended Mode Register Command) by setting A12 bit to HIGH.
- 5) For two rank modules: for all active current measurements the other rank is in Precharge Power-Down Mode I_{DD2P}
- 6) For details and notes see the relevant INFINEON component data sheet

Table 11 I_{DD} Specification for HYS64T256020HU-3.7-A

| Product Type | HYS64T256020HU-3.7-A | HYS72T256020HU-3.7-A | Unit | Notes ¹⁾ |
|-----------------------|----------------------|----------------------|------|---------------------|
| Organization | 2 GB | 2 GB | | |
| | 2 Ranks | 2 Ranks | | |
| | ×64 | ×72 | | |
| | -37 | -37 | | |
| Symbol | Max. | Max. | | |
| I_{DD0} | 640 | 720 | mA | 2) |
| I_{DD1} | 720 | 810 | mA | 2) |
| I_{DD2P} | 80 | 90 | mA | 3) |
| I_{DD2N} | 740 | 830 | mA | 3) |
| I_{DD2Q} | 510 | 580 | mA | 3) |
| I_{DD3P} (MRS = 0) | 270 | 310 | mA | 3) |
| I_{DD3P} (MRS = 1) | 100 | 110 | mA | 3) |
| I_{DD3N} | 800 | 900 | mA | 3) |
| I_{DD4R} | 920 | 1040 | mA | 2) |
| I_{DD4W} | 960 | 1080 | mA | 2) |
| I_{DD5B} | 1520 | 1710 | mA | 2) |
| I_{DD5D} | 110 | 130 | mA | 3) |
| I_{DD6} | 80 | 90 | mA | 3) |
| I_{DD7} | 1680 | 1890 | mA | 2) |

- 1) Calculated values from component data. ODT disabled. I_{DD1} , I_{DD4R} and I_{DD7} are defined with the outputs disabled
- 2) The other rank is in I_{DD2P} Pre charge Power-Down Standby Current mode
- 3) Both ranks are in the same I_{DD} current mode

Table 12 I_{DD} Specification for HYS64T256020HU-5-A

| Product Type | HYS64T256020HU-5-A | HYS72T256020HU-5-A | Unit | Notes ¹⁾ |
|----------------------|--------------------|--------------------|------|---------------------|
| Organization | 2 GB | 2 GB | | |
| | 2 Ranks | 2 Ranks | | |
| | ×64 | ×72 | | |
| | -5 | -5 | | |
| Symbol | Max. | Max. | | |
| I_{DD0} | 600 | 680 | mA | 2) |
| I_{DD1} | 680 | 770 | mA | 2) |
| I_{DD2P} | 80 | 90 | mA | 3) |
| I_{DD2N} | 560 | 630 | mA | 3) |
| I_{DD2Q} | 450 | 500 | mA | 3) |
| I_{DD3P} (MRS = 0) | 210 | 230 | mA | 3) |
| I_{DD3P} (MRS = 1) | 80 | 90 | mA | 3) |
| I_{DD3N} | 640 | 720 | mA | 3) |
| I_{DD4R} | 760 | 860 | mA | 2) |
| I_{DD4W} | 800 | 900 | mA | 2) |
| I_{DD5B} | 1480 | 1670 | mA | 2) |
| I_{DD5D} | 110 | 130 | mA | 3) |
| I_{DD6} | 80 | 90 | mA | 3) |
| I_{DD7} | 1600 | 1800 | mA | 2) |

- 1) Calculated values from component data. ODT disabled. I_{DD1} , I_{DD4R} and I_{DD7} are defined with the outputs disabled
- 2) The other rank is in I_{DD2P} Pre charge Power-Down Standby Current mode
- 3) Both ranks are in the same I_{DD} current mode

3.1 I_{DD} Test Conditions

For testing the I_{DD} parameters, the following timing parameters are used:

Table 13 I_{DD} Measurement Test Conditions

| Parameter | Symbol | -3.7 | -5 | Unit |
|--|---------------------------------|----------------|----------------|----------|
| | | PC2-4200-4-4-4 | PC2-3200-3-3-3 | |
| CAS Latency | $CL_{(IDD)}$ | 4 | 3 | t_{CK} |
| Clock Cycle Time | $t_{CK(IDD)}$ | 3.75 | 5 | ns |
| Active to Read or Write delay | $t_{RCD(IDD)}$ | 15 | 15 | ns |
| Active to Active / Auto-Refresh command period | $t_{RC(IDD)}$ | 60 | 55 | ns |
| Active bank A to Active bank B command delay | $\times 8^{1)}$ $t_{RRD(IDD)}$ | 7.5 | 7.5 | ns |
| | $\times 16^{2)}$ $t_{RRD(IDD)}$ | 10 | 10 | ns |
| Active to Precharge Command | $t_{RAS.MIN(IDD)}$ | 45 | 40 | ns |
| | $t_{RAS.MAX(IDD)}$ | 70000 | 70000 | ns |
| Precharge Command Period | $t_{RP(IDD)}$ | 15 | 15 | ns |
| Auto-Refresh to Active / Auto-Refresh command period | $t_{RFC(IDD)}$ | 127.5 | 127.5 | ns |
| Average periodic Refresh interval | t_{REFI} | 7.8 | 7.8 | μs |

1) For modules based on $\times 8$ components

2) For modules based on $\times 16$ components

3.2 ODT (On Die Termination) Current

The ODT function adds additional current consumption to the DDR2 SDRAM when enabled by the EMRS(1). Depending on address bits A6 & A2 in the EMRS(1) a “weak” or “strong” termination can be selected. The current consumption for any terminated input pin, depends on the input pin is in tristate or driving 0 or 1, as long a ODT is enabled during a given period of time.

Table 14 ODT current per terminated pin:

| Parameter | Symbol | min. | Type. | max. | Unit | EMRS(1) State |
|---|------------|------|-------|------|-------|----------------|
| Enabled ODT current per DQ added IDDQ current for ODT enabled; ODT is HIGH; Data Bus inputs are FLOATING | I_{ODTO} | 5 | 6 | 7.5 | mA/DQ | A6 = 0, A2 = 1 |
| | | 2.5 | 3 | 3.75 | mA/DQ | A6 = 1, A2 = 0 |
| Active ODT current per DQ added IDDQ current for ODT enabled; ODT is HIGH; worst case of Data Bus inputs are STABLE or SWITCHING. | I_{ODTT} | 10 | 12 | 15 | mA/DQ | A6 = 0, A2 = 1 |
| | | 5 | 6 | 7.5 | mA/DQ | A6 = 1, A2 = 0 |

Note: For power consumption calculations the ODT duty cycle has to be taken into account

4 Electrical Characteristics

4.1 Operating Conditions

Table 15 Absolute Maximum Ratings

| Parameter | Symbol | Limit Values | | Unit | Note/Test Condition |
|---|-------------------|--------------|------|------|---------------------|
| | | min. | max. | | |
| Voltage on any pins relative to V_{SS} | V_{IN}, V_{OUT} | - 0.5 | 2.3 | V | 1) |
| Voltage on V_{DD} relative to V_{SS} | V_{DD} | - 1.0 | 2.3 | V | 1) |
| Voltage on V_{DDQ} relative to V_{SS} | V_{DDQ} | - 0.5 | 2.3 | V | 1) |
| Storage Humidity (without condensation) | H_{STG} | 5 | 95 | % | 1) |

- 1) Stresses greater than those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Table 16 Operating Conditions

| Parameter | Symbol | Limit Values | | Unit | Notes |
|---|------------|--------------|------|------|----------|
| | | min. | max. | | |
| DIMM Module Operating Temperature Range (ambient) | T_{OPR} | 0 | +55 | °C | |
| DRAM Component Case Temperature Range | T_{CASE} | 0 | +95 | °C | 1)2)3)4) |
| Storage Temperature | T_{STG} | - 50 | +100 | °C | |
| Barometric Pressure (operating & storage) | PBar | +69 | +105 | kPa | 5) |
| Operating Humidity (relative) | H_{OPR} | 10 | 90 | % | |

- 1) DRAM Component Case Temperature is the surface temperature in the center on the top side of any of the DRAMs
- 2) Within the DRAM Component Case Temperature range all DRAM specification will be supported.
- 3) Above 85°C DRAM case temperature the Auto-Refresh command interval has to be reduced to $t_{REFI} = 3.9 \mu s$.
- 4) Self-Refresh period is hard-coded in the DRAMs and therefore it is imperative that the system ensures the DRAM is below 85°C case temperature before initiating self-refresh operation.
- 5) Up to 3000 m.

Table 17 Supply Voltage Levels and DC Operating Conditions

| Parameter | Symbol | Limit Values | | | Unit | Notes |
|-------------------------|--------------|-----------------------|----------------------|-----------------------|------|-------|
| | | min. | nom. | max. | | |
| Device Supply Voltage | V_{DD} | 1.7 | 1.8 | 1.9 | V | - |
| Output Supply Voltage | V_{DDQ} | 1.7 | 1.8 | 1.9 | V | 1) |
| Input Reference Voltage | V_{REF} | $0.49 \times V_{DDQ}$ | $0.5 \times V_{DDQ}$ | $0.51 \times V_{DDQ}$ | V | 2) |
| SPD Supply Voltage | V_{DDSPD} | 1.7 | - | 3.6 | V | |
| DC Input Logic High | $V_{IH(DC)}$ | $V_{REF} + 0.125$ | - | $V_{DDQ} + 0.3$ | V | |
| DC Input Logic Low | $V_{IL(DC)}$ | - 0.30 | - | $V_{REF} - 0.125$ | V | |

- 1) Under all conditions, V_{DDQ} must be less than or equal to V_{DD}
- 2) Peak to peak AC noise on V_{REF} may not exceed $\pm 2\% V_{REF(DC)}$. V_{REF} is also expected to track noise variations in V_{DDQ} .

Table 18 Speed Grade Definition Speed Bins

| Speed Grade | | DDR2-533C | | DDR2-400B | | Unit | Notes | |
|----------------------|-----------|-----------|-------|-----------|-------|----------|------------|----------|
| IFX Sort Name | | -3.7 | | -5 | | | | |
| CAS-RCD-RP latencies | | 4-4-4 | | 3-3-3 | | t_{CK} | | |
| Parameter | Symbol | Min. | Max. | Min. | Max. | — | | |
| Clock Frequency | @ CL = 3 | t_{CK} | 5 | 8 | 5 | 8 | ns | 1)2)3)4) |
| | @ CL = 4 | t_{CK} | 3.75 | 8 | 5 | 8 | ns | 1)2)3)4) |
| | @ CL = 5 | t_{CK} | 3.75 | 8 | 5 | 8 | ns | 1)2)3)4) |
| Row Active Time | t_{RAS} | 45 | 70000 | 40 | 70000 | ns | 1)2)3)4)5) | |
| Row Cycle Time | t_{RC} | 60 | — | 55 | — | ns | 1)2)3)4) | |
| RAS-CAS-Delay | t_{RCD} | 15 | — | 15 | — | ns | 1)2)3)4) | |
| Row Precharge Time | t_{RP} | 15 | — | 15 | — | ns | 1)2)3)4) | |

- 1) Timings are guaranteed with $\overline{CK}/\overline{CK}$ differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode. Timings are further guaranteed for normal OCD drive strength (EMRS(1) A1 = 0) only.
- 2) The $\overline{CK}/\overline{CK}$ input reference level (for timing reference to $\overline{CK}/\overline{CK}$) is the point at which CK and \overline{CK} cross. The $\overline{DQS} / \overline{DQS}$, $\overline{RDQS} / \overline{RDQS}$, input reference level is the crosspoint when in differential strobe mode
- 3) Inputs are not recognized as valid until V_{REF} stabilizes. During the period before V_{REF} stabilizes, $CKE = 0.2 \times V_{DDQ}$ is recognized as low.
- 4) The output timing reference voltage level is V_{TT} .
- 5) $t_{RAS,MAX}$ is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to $9 \times t_{REFI}$.

Table 19 Timing Parameter by Speed Grade - DDR2-400B & DDR2-533C

| Parameter | Symbol | –3.7 DDR2–533 4–4–4 | | –5 DDR2–400 3–3–3 | | Unit | Notes ¹⁾ |
|---|------------------------|----------------------------|--------------|----------------------------|--------------|----------|---------------------|
| | | Min. | Max. | Min. | Max. | | |
| DQ output access time from CK / $\overline{\text{CK}}$ | t_{AC} | –500 | +500 | –600 | +600 | ps | |
| $\overline{\text{CAS A}}$ to $\overline{\text{CAS B}}$ command period | t_{CCD} | 2 | — | 2 | — | t_{CK} | |
| CK, $\overline{\text{CK}}$ high-level width | t_{CH} | 0.45 | 0.55 | 0.45 | 0.55 | t_{CK} | |
| CKE minimum high and low pulse width | t_{CKE} | 3 | — | 3 | — | t_{CK} | |
| CK, $\overline{\text{CK}}$ low-level width | t_{CL} | 0.45 | 0.55 | 0.45 | 0.55 | t_{CK} | |
| Auto-Precharge write recovery + precharge time | t_{DAL} | WR + t_{RP} | — | WR + t_{RP} | — | t_{CK} | |
| Minimum time clocks remain ON after CKE asynchronously drops LOW | t_{DELAY} | $t_{IS} + t_{CK} + t_{IH}$ | — | $t_{IS} + t_{CK} + t_{IH}$ | — | ns | |
| DQ and DM input hold time (differential data strobe) | $t_{DH}(\text{base})$ | 225 | — | 275 | — | ps | |
| DQ and DM input hold time (single ended data strobe) | $t_{DH1}(\text{base})$ | –25 | — | 25 | — | ps | |
| DQ and DM input pulse width (each input) | t_{DIPW} | 0.35 | — | 0.35 | — | t_{CK} | |
| DQS output access time from CK / $\overline{\text{CK}}$ | t_{DQSCK} | –450 | +450 | –500 | +500 | ps | |
| DQS input low (high) pulse width (write cycle) | $t_{DQSL,H}$ | 0.35 | — | 0.35 | — | t_{CK} | |
| DQS-DQ skew (for DQS & associated DQ signals) | t_{DQSQ} | — | 300 | — | 350 | ps | |
| Write command to 1st DQS latching transition | t_{DQSS} | WL – 0.25 | WL + 0.25 | WL – 0.25 | WL + 0.25 | t_{CK} | |
| DQ and DM input setup time (differential data strobe) | $t_{DS}(\text{base})$ | 100 | — | 150 | — | ps | |
| DQ and DM input setup time (single ended data strobe) | $t_{DS1}(\text{base})$ | –25 | — | 25 | — | ps | |
| DQS falling edge hold time from CK (write cycle) | t_{DSH} | 0.2 | — | 0.2 | — | t_{CK} | |
| DQS falling edge to CK setup time (write cycle) | t_{DSS} | 0.2 | — | 0.2 | — | t_{CK} | |
| Four Activate Window period | t_{FAW} | 37.5 | — | 37.5 | — | ns | 2)3) |
| | | 50 | — | 50 | — | ns | 4) |
| Clock half period | t_{HP} | MIN. (t_{CL}, t_{CH}) | | MIN. (t_{CL}, t_{CH}) | | | |
| Data-out high-impedance time from CK / $\overline{\text{CK}}$ | t_{HZ} | — | $t_{AC.MAX}$ | — | $t_{AC.MAX}$ | ps | |
| Address and control input hold time | $t_{IH}(\text{base})$ | 375 | — | 475 | — | ps | |
| Address and control input pulse width (each input) | t_{IPW} | 0.6 | — | 0.6 | — | t_{CK} | |

Electrical Characteristics

Table 19 Timing Parameter by Speed Grade - DDR2-400B & DDR2-533C (cont'd)

| Parameter | Symbol | -3.7 DDR2-533 4-4-4 | | -5 DDR2-400 3-3-3 | | Unit | Notes ¹⁾ |
|---|----------------------|--------------------------------------|-----------------------|-----------------------|--------------|---------------|---------------------|
| | | Min. | Max. | Min. | Max. | | |
| | | Address and control input setup time | $t_{IS}(\text{base})$ | 250 | — | | |
| DQ low-impedance time from CK / CK | $t_{LZ}(\text{DQ})$ | $2 \times t_{AC.MIN}$ | $t_{AC.MAX}$ | $2 \times t_{AC.MIN}$ | $t_{AC.MAX}$ | ps | |
| DQS low-impedance from CK / CK | $t_{LZ}(\text{DQS})$ | $t_{AC.MIN}$ | $t_{AC.MAX}$ | $t_{AC.MIN}$ | $t_{AC.MAX}$ | ps | |
| Mode register set command cycle time | t_{MRD} | 2 | — | 2 | — | t_{CK} | |
| OCD drive mode output delay | t_{OIT} | 0 | 12 | 0 | 12 | ns | |
| Data output hold time from DQS | t_{QH} | $t_{HP} - t_{QHS}$ | — | $t_{HPQ} - t_{QHS}$ | — | | |
| Data hold skew factor | t_{QHS} | — | 400 | — | 450 | ps | |
| Average periodic refresh Interval | t_{REFI} | — | 7.8 | — | 7.8 | μs | ⁵⁾ |
| | | — | 3.9 | — | 3.9 | μs | ⁶⁾ |
| Auto-Refresh to Active/Auto-Refresh command period | t_{RFC} | 127.5 | — | 127.5 | — | ns | |
| Precharge-All (8 banks) command period | t_{RP} | $15 + 1t_{CK}$ | — | $15 + 1t_{CK}$ | — | ns | |
| Read preamble | t_{RPRE} | 0.9 | 1.1 | 0.9 | 1.1 | t_{CK} | |
| Read postamble | t_{RPST} | 0.40 | 0.60 | 0.40 | 0.60 | t_{CK} | |
| Active bank A to Active bank B command period | t_{RRD} | 7.5 | — | 7.5 | — | ns | |
| | | 10 | — | 10 | — | ns | |
| Internal Read to Precharge command delay | t_{RTP} | 7.5 | — | 7.5 | — | ns | |
| Write preamble | t_{WPRE} | $0.35xt_{CK}$ | — | $0.35xt_{CK}$ | — | t_{CK} | |
| Write postamble | t_{WPST} | 0.40 | 0.60 | 0.40 | 0.60 | t_{CK} | |
| Write recovery time for write without Auto-Precharge | t_{WR} | 15 | — | 15 | — | ns | |
| Write recovery time for write with Auto-Precharge | WR | t_{WR}/t_{CK} | | t_{WR}/t_{CK} | | t_{CK} | |
| Internal Write to Read command delay | t_{WTR} | 7.5 | — | 10 | — | ns | |
| Exit power down to any valid command (other than NOP or Deselect) | t_{XARD} | 2 | — | 2 | — | t_{CK} | |
| Exit active power-down mode to Read command (slow exit, lower power) | t_{XARDS} | 6 – AL | — | 6 – AL | — | t_{CK} | |
| Exit precharge power-down to any valid command (other than NOP or Deselect) | t_{XP} | 2 | — | 2 | — | t_{CK} | |
| Exit Self-Refresh to non-Read command | t_{XSNR} | $t_{RFC} + 10$ | — | $t_{RFC} + 10$ | — | ns | |
| Exit Self-Refresh to Read command | t_{XSRD} | 200 | — | 200 | — | t_{CK} | |

- 1) For details and notes see the relevant INFINEON component data sheet
- 2) $\times 4$ & $\times 8$ (1k page size)
- 3) 8 bank device Sequential Activation Restriction. No more than 4 banks may be activated in a rolling t_{FAW} window.
- 4) $\times 16$ (2k page size), not on 256 Mbit component
- 5) $0 \leq T_{CASE} \leq 85 \text{ }^\circ\text{C}$
- 6) $85 \text{ }^\circ\text{C} < T_{CASE} \leq 95 \text{ }^\circ\text{C}$

Table 20 ODT AC Electrical Characteristics and Operating Conditions

| Symbol | Parameter / Condition | Values | | Unit | Notes |
|-------------|--------------------------------------|-----------------------------|--|----------|-------|
| | | Min. | Max. | | |
| t_{AOND} | ODT turn-on delay | 2 | 2 | t_{CK} | |
| t_{AON} | ODT turn-on | $t_{AC.MIN}$ | $t_{AC.MAX} + 1 \text{ ns}$ | ns | 1) |
| t_{AONPD} | ODT turn-on (Power-Down Modes) | $t_{AC.MIN} + 2 \text{ ns}$ | $2 t_{CK} + t_{AC.MAX} + 1 \text{ ns}$ | ns | |
| t_{AOFD} | ODT turn-off delay | 2.5 | 2.5 | t_{CK} | |
| t_{AOF} | ODT turn-off | $t_{AC.MIN}$ | $t_{AC.MAX} + 0.6 \text{ ns}$ | ns | 2) |
| t_{AOFPD} | ODT turn-off (Power-Down Modes) | $t_{AC.MIN} + 2 \text{ ns}$ | $2.5 t_{CK} + t_{AC.MAX} + 1 \text{ ns}$ | ns | |
| t_{ANPD} | ODT to Power Down Mode Entry Latency | 3 | — | t_{CK} | |
| t_{AXPD} | ODT Power Down Exit Latency | 8 | — | t_{CK} | |

- 1) ODT turn on time min. is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when the ODT resistance is fully on. Both are measure from t_{AOND} .
- 2) ODT turn off time min. is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from t_{AOFD} .

5 SPD Codes

Table 21 SPD Codes for HYS64T256020HU-3.7-A

| Product Type | | HYS64T256020HU-3.7-A | HYS72T256020HU-3.7-A |
|--------------------|--|--------------------------------|--------------------------------|
| Organization | | 2 GByte ×64 2 Ranks (×8) | 2 GByte ×72 2 Ranks (×8) |
| Label Code | | PC2-4200U-444 | PC2-4200E-444 |
| JEDEC SPD Revision | | Rev. 1.1 | Rev. 1.1 |
| Byte# | Description | HEX | HEX |
| 0 | Programmed SPD Bytes in EEPROM | 80 | 80 |
| 1 | Total number of Bytes in EEPROM | 08 | 08 |
| 2 | Memory Type (DDR2) | 08 | 08 |
| 3 | Number of Row Addresses | 0E | 0E |
| 4 | Number of Column Addresses | 0A | 0A |
| 5 | DIMM Rank and Stacking Information | 61 | 61 |
| 6 | Data Width | 40 | 48 |
| 7 | Not used | 00 | 00 |
| 8 | Interface Voltage Level | 05 | 05 |
| 9 | $t_{CK} @ CL_{max}$ (Byte 18) [ns] | 3D | 3D |
| 10 | t_{AC} SDRAM @ CL_{max} (Byte 18) [ns] | 50 | 50 |
| 11 | Error Correction Support (non-ECC, ECC) | 00 | 02 |
| 12 | Refresh Rate and Type | 82 | 82 |
| 13 | Primary SDRAM Width | 08 | 08 |
| 14 | Error Checking SDRAM Width | 00 | 08 |
| 15 | Not used | 00 | 00 |
| 16 | Burst Length Supported | 0C | 0C |
| 17 | Number of Banks on SDRAM Device | 08 | 08 |
| 18 | Supported CAS Latencies | 38 | 38 |
| 19 | DIMM Mechanical Characteristics | 00 | 00 |
| 20 | DIMM Type Information | 02 | 02 |
| 21 | DIMM Attributes | 00 | 00 |
| 22 | Component Attributes | 01 | 01 |
| 23 | $t_{CK} @ CL_{max} -1$ (Byte 18) [ns] | 3D | 3D |
| 24 | t_{AC} SDRAM @ $CL_{max} -1$ [ns] | 50 | 50 |
| 25 | $t_{CK} @ CL_{max} -2$ (Byte 18) [ns] | 50 | 50 |

Table 21 SPD Codes for HYS64T256020HU-3.7-A (cont'd)

| Product Type | | HYS64T256020HU-3.7-A | HYS72T256020HU-3.7-A |
|---------------------------|--|----------------------|----------------------|
| Organization | | 2 GByte | 2 GByte |
| | | ×64 | ×72 |
| | | 2 Ranks (×8) | 2 Ranks (×8) |
| Label Code | | PC2-4200U-444 | PC2-4200E-444 |
| JEDEC SPD Revision | | Rev. 1.1 | Rev. 1.1 |
| Byte# | Description | HEX | HEX |
| 26 | t_{AC} SDRAM @ $CL_{max} - 2$ [ns] | 60 | 60 |
| 27 | $t_{RP.min}$ [ns] | 3C | 3C |
| 28 | $t_{RRD.min}$ [ns] | 1E | 1E |
| 29 | $t_{RCD.min}$ [ns] | 3C | 3C |
| 30 | $t_{RAS.min}$ [ns] | 2D | 2D |
| 31 | Module Density per Rank | 01 | 01 |
| 32 | $t_{AS.min}$ and $t_{CS.min}$ [ns] | 25 | 25 |
| 33 | $t_{AH.min}$ and $t_{CH.min}$ [ns] | 37 | 37 |
| 34 | $t_{DS.min}$ [ns] | 10 | 10 |
| 35 | $t_{DH.min}$ [ns] | 22 | 22 |
| 36 | $t_{WR.min}$ [ns] | 3C | 3C |
| 37 | $t_{WTR.min}$ [ns] | 1E | 1E |
| 38 | $t_{RTP.min}$ [ns] | 1E | 1E |
| 39 | Analysis Characteristics | 00 | 00 |
| 40 | t_{RC} and t_{RFC} Extension | 00 | 00 |
| 41 | $t_{RC.min}$ [ns] | 3C | 3C |
| 42 | $t_{RFC.min}$ [ns] | 7F | 7F |
| 43 | $t_{CK.max}$ [ns] | 80 | 80 |
| 44 | $t_{DQSQ.max}$ [ns] | 1E | 1E |
| 45 | $t_{QHS.max}$ [ns] | 28 | 28 |
| 46 | PLL Relock Time | 00 | 00 |
| 47 | $T_{CASE.max}$ Delta / ΔT_{4R4W} Delta | 51 | 51 |
| 48 | Psi(T-A) DRAM | 60 | 60 |
| 49 | ΔT_0 (DT0) | 36 | 36 |
| 50 | ΔT_{2N} (DT2N, UDIMM) or ΔT_{2Q} (DT2Q, RDIMM) | 2A | 2A |
| 51 | ΔT_{2P} (DT2P) | 1E | 1E |
| 52 | ΔT_{3N} (DT3N) | 1E | 1E |
| 53 | $\Delta T_{3P.fast}$ (DT3P fast) | 1F | 1F |

Table 21 SPD Codes for HYS64T256020HU–3.7–A (cont'd)

| Product Type | | HYS64T256020HU–3.7–A | HYS72T256020HU–3.7–A |
|---------------------------|--|----------------------|----------------------|
| Organization | | 2 GByte | 2 GByte |
| | | ×64 | ×72 |
| | | 2 Ranks (×8) | 2 Ranks (×8) |
| Label Code | | PC2–4200U–444 | PC2–4200E–444 |
| JEDEC SPD Revision | | Rev. 1.1 | Rev. 1.1 |
| Byte# | Description | HEX | HEX |
| 54 | $\Delta T_{3P,slow}$ (DT3P slow) | 16 | 16 |
| 55 | ΔT_{4R} (DT4R) / $\Delta T_{4R4W S}$ Sign (DT4R4W) | 32 | 32 |
| 56 | ΔT_{5B} (DT5B) | 22 | 22 |
| 57 | ΔT_7 (DT7) | 25 | 25 |
| 58 | Psi(ca) PLL | 00 | 00 |
| 59 | Psi(ca) REG | 00 | 00 |
| 60 | ΔT_{PLL} (DTPLL) | 00 | 00 |
| 61 | ΔT_{REG} (DTREG) / Toggle Rate | 00 | 00 |
| 62 | SPD Revision | 11 | 11 |
| 63 | Checksum of Bytes 0-62 | 48 | 5A |
| 64 | JEDEC ID Code of Infineon (1) | C1 | C1 |
| 65 - 71 | JEDEC ID Code of Infineon (2 - 8) | 00 | 00 |
| 72 | Module Manufacturer Location | xx | xx |
| 73 | Product Type, Char 1 | 36 | 37 |
| 74 | Product Type, Char 2 | 34 | 32 |
| 75 | Product Type, Char 3 | 54 | 54 |
| 76 | Product Type, Char 4 | 32 | 32 |
| 77 | Product Type, Char 5 | 35 | 35 |
| 78 | Product Type, Char 6 | 36 | 36 |
| 79 | Product Type, Char 7 | 30 | 30 |
| 80 | Product Type, Char 8 | 32 | 32 |
| 81 | Product Type, Char 9 | 30 | 30 |
| 82 | Product Type, Char 10 | 48 | 48 |
| 83 | Product Type, Char 11 | 55 | 55 |
| 84 | Product Type, Char 12 | 33 | 33 |
| 85 | Product Type, Char 13 | 2E | 2E |
| 86 | Product Type, Char 14 | 37 | 37 |
| 87 | Product Type, Char 15 | 41 | 41 |

Table 21 SPD Codes for HYS64T256020HU-3.7-A (cont'd)

| Product Type | | HYS64T256020HU-3.7-A | HYS72T256020HU-3.7-A |
|---------------------------|--------------------------------|----------------------|----------------------|
| Organization | | 2 GByte | 2 GByte |
| | | ×64 | ×72 |
| | | 2 Ranks (×8) | 2 Ranks (×8) |
| Label Code | | PC2-4200U-444 | PC2-4200E-444 |
| JEDEC SPD Revision | | Rev. 1.1 | Rev. 1.1 |
| Byte# | Description | HEX | HEX |
| 88 | Product Type, Char 16 | 20 | 20 |
| 89 | Product Type, Char 17 | 20 | 20 |
| 90 | Product Type, Char 18 | 20 | 20 |
| 91 | Module Revision Code | 1x | 1x |
| 92 | Test Program Revision Code | xx | xx |
| 93 | Module Manufacturing Date Year | xx | xx |
| 94 | Module Manufacturing Date Week | xx | xx |
| 95 - 98 | Module Serial Number (1 - 4) | xx | xx |
| 99 -127 | Not used | 00 | 00 |

Table 22 SPD Codes for HYS64T256020HU-5-A

| Product Type | | HYS64T256020HU-5-A | HYS72T256020HU-5-A |
|---------------------------|--|----------------------|----------------------|
| Organization | | 2 GByte | 2 GByte |
| | | ×64 | ×72 |
| | | 2 Ranks (×8) | 2 Ranks (×8) |
| Label Code | | PC2-3200U-333 | PC2-3200E-333 |
| JEDEC SPD Revision | | Rev. 1.1 | Rev. 1.1 |
| Byte# | Description | HEX | HEX |
| 0 | Programmed SPD Bytes in EEPROM | 80 | 80 |
| 1 | Total number of Bytes in EEPROM | 08 | 08 |
| 2 | Memory Type (DDR2) | 08 | 08 |
| 3 | Number of Row Addresses | 0E | 0E |
| 4 | Number of Column Addresses | 0A | 0A |
| 5 | DIMM Rank and Stacking Information | 61 | 61 |
| 6 | Data Width | 40 | 48 |
| 7 | Not used | 00 | 00 |
| 8 | Interface Voltage Level | 05 | 05 |
| 9 | $t_{CK} @ CL_{max}$ (Byte 18) [ns] | 50 | 50 |
| 10 | t_{AC} SDRAM @ CL_{max} (Byte 18) [ns] | 60 | 60 |
| 11 | Error Correction Support (non-ECC, ECC) | 00 | 02 |
| 12 | Refresh Rate and Type | 82 | 82 |
| 13 | Primary SDRAM Width | 08 | 08 |
| 14 | Error Checking SDRAM Width | 00 | 08 |
| 15 | Not used | 00 | 00 |
| 16 | Burst Length Supported | 0C | 0C |
| 17 | Number of Banks on SDRAM Device | 08 | 08 |
| 18 | Supported CAS Latencies | 38 | 38 |
| 19 | DIMM Mechanical Characteristics | 00 | 00 |
| 20 | DIMM Type Information | 02 | 02 |
| 21 | DIMM Attributes | 00 | 00 |
| 22 | Component Attributes | 01 | 01 |
| 23 | $t_{CK} @ CL_{max} -1$ (Byte 18) [ns] | 50 | 50 |
| 24 | t_{AC} SDRAM @ $CL_{max} -1$ [ns] | 60 | 60 |
| 25 | $t_{CK} @ CL_{max} -2$ (Byte 18) [ns] | 50 | 50 |
| 26 | t_{AC} SDRAM @ $CL_{max} -2$ [ns] | 60 | 60 |
| 27 | $t_{RP.min}$ [ns] | 3C | 3C |

Table 22 SPD Codes for HYS64T256020HU-5-A (cont'd)

| Product Type | | HYS64T256020HU-5-A | HYS72T256020HU-5-A |
|---------------------------|--|--------------------|--------------------|
| Organization | | 2 GByte | 2 GByte |
| | | ×64 | ×72 |
| | | 2 Ranks (×8) | 2 Ranks (×8) |
| Label Code | | PC2-3200U-333 | PC2-3200E-333 |
| JEDEC SPD Revision | | Rev. 1.1 | Rev. 1.1 |
| Byte# | Description | HEX | HEX |
| 28 | $t_{RRD.min}$ [ns] | 1E | 1E |
| 29 | $t_{RCD.min}$ [ns] | 3C | 3C |
| 30 | $t_{RAS.min}$ [ns] | 28 | 28 |
| 31 | Module Density per Rank | 01 | 01 |
| 32 | $t_{AS.min}$ and $t_{CS.min}$ [ns] | 35 | 35 |
| 33 | $t_{AH.min}$ and $t_{CH.min}$ [ns] | 47 | 47 |
| 34 | $t_{DS.min}$ [ns] | 15 | 15 |
| 35 | $t_{DH.min}$ [ns] | 27 | 27 |
| 36 | $t_{WR.min}$ [ns] | 3C | 3C |
| 37 | $t_{WTR.min}$ [ns] | 28 | 28 |
| 38 | $t_{RTP.min}$ [ns] | 1E | 1E |
| 39 | Analysis Characteristics | 00 | 00 |
| 40 | t_{RC} and t_{RFC} Extension | 00 | 00 |
| 41 | $t_{RC.min}$ [ns] | 37 | 37 |
| 42 | $t_{RFC.min}$ [ns] | 7F | 7F |
| 43 | $t_{CK.max}$ [ns] | 80 | 80 |
| 44 | $t_{DQSQ.max}$ [ns] | 23 | 23 |
| 45 | $t_{QHS.max}$ [ns] | 2D | 2D |
| 46 | PLL Relock Time | 00 | 00 |
| 47 | $T_{CASE.max}$ Delta / ΔT_{4R4W} Delta | 51 | 51 |
| 48 | Psi(T-A) DRAM | 60 | 60 |
| 49 | ΔT_0 (DT0) | 32 | 32 |
| 50 | ΔT_{2N} (DT2N, UDIMM) or ΔT_{2Q} (DT2Q, RDIMM) | 20 | 20 |
| 51 | ΔT_{2P} (DT2P) | 1E | 1E |
| 52 | ΔT_{3N} (DT3N) | 18 | 18 |
| 53 | $\Delta T_{3P.fast}$ (DT3P fast) | 18 | 18 |
| 54 | $\Delta T_{3P.slow}$ (DT3P slow) | 12 | 12 |
| 55 | ΔT_{4R} (DT4R) / ΔT_{4R4W} Sign (DT4R4W) | 2A | 2A |

Table 22 SPD Codes for HYS64T256020HU-5-A (cont'd)

| Product Type | | HYS64T256020HU-5-A | HYS72T256020HU-5-A |
|---------------------------|--|--------------------|--------------------|
| Organization | | 2 GByte | 2 GByte |
| | | ×64 | ×72 |
| | | 2 Ranks (×8) | 2 Ranks (×8) |
| Label Code | | PC2-3200U-333 | PC2-3200E-333 |
| JEDEC SPD Revision | | Rev. 1.1 | Rev. 1.1 |
| Byte# | Description | HEX | HEX |
| 56 | ΔT_{5B} (DT5B) | 21 | 21 |
| 57 | ΔT_7 (DT7) | 24 | 24 |
| 58 | Psi(ca) PLL | 00 | 00 |
| 59 | Psi(ca) REG | 00 | 00 |
| 60 | ΔT_{PLL} (DTPLL) | 00 | 00 |
| 61 | ΔT_{REG} (DTREG) / Toggle Rate | 00 | 00 |
| 62 | SPD Revision | 11 | 11 |
| 63 | Checksum of Bytes 0-62 | 99 | AB |
| 64 | JEDEC ID Code of Infineon (1) | C1 | C1 |
| 65 - 71 | JEDEC ID Code of Infineon (2 - 8) | 00 | 00 |
| 72 | Module Manufacturer Location | xx | xx |
| 73 | Product Type, Char 1 | 36 | 37 |
| 74 | Product Type, Char 2 | 34 | 32 |
| 75 | Product Type, Char 3 | 54 | 54 |
| 76 | Product Type, Char 4 | 32 | 32 |
| 77 | Product Type, Char 5 | 35 | 35 |
| 78 | Product Type, Char 6 | 36 | 36 |
| 79 | Product Type, Char 7 | 30 | 30 |
| 80 | Product Type, Char 8 | 32 | 32 |
| 81 | Product Type, Char 9 | 30 | 30 |
| 82 | Product Type, Char 10 | 48 | 48 |
| 83 | Product Type, Char 11 | 55 | 55 |
| 84 | Product Type, Char 12 | 35 | 35 |
| 85 | Product Type, Char 13 | 41 | 41 |
| 86 | Product Type, Char 14 | 20 | 20 |
| 87 | Product Type, Char 15 | 20 | 20 |
| 88 | Product Type, Char 16 | 20 | 20 |
| 89 | Product Type, Char 17 | 20 | 20 |

Table 22 SPD Codes for HYS64T256020HU-5-A (cont'd)

| Product Type | | HYS64T256020HU-5-A | HYS72T256020HU-5-A |
|---------------------------|--------------------------------|----------------------|----------------------|
| Organization | | 2 GByte | 2 GByte |
| | | ×64 | ×72 |
| | | 2 Ranks (×8) | 2 Ranks (×8) |
| Label Code | | PC2-3200U-333 | PC2-3200E-333 |
| JEDEC SPD Revision | | Rev. 1.1 | Rev. 1.1 |
| Byte# | Description | HEX | HEX |
| 90 | Product Type, Char 18 | 20 | 20 |
| 91 | Module Revision Code | 1x | 1x |
| 92 | Test Program Revision Code | xx | xx |
| 93 | Module Manufacturing Date Year | xx | xx |
| 94 | Module Manufacturing Date Week | xx | xx |
| 95 - 98 | Module Serial Number (1 - 4) | xx | xx |
| 99 - 127 | Not used | 00 | 00 |

6 Package Outlines




Figure 5 Package Outline Raw Card B L-DIM-240-2

Note

1. The chip is only found on ECC modules.

7 Product Type Nomenclature (DDR2 DRAMs and DIMMs)

Infineon’s nomenclature uses simple coding combined with some proprietary coding. [Table 23](#) provides examples for module and component product type number as well as the field number. The detailed field description together with possible values and coding explanation is listed for modules in [Table 24](#) and for components in [Table 25](#).

Table 23 Nomenclature Fields and Examples

| Example for | Field Number | | | | | | | | | | |
|-------------|--------------|----|---|-----|----|---|---|---|---|----|----|
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| Micro-DIMM | HYS | 64 | T | 128 | 0 | 2 | 0 | K | M | –5 | –A |
| DDR2 DRAM | HYB | 18 | T | 1G | 16 | | 0 | A | C | –5 | |

Table 24 DDR2 DIMM Nomenclature

| Field | Description | Values | Coding |
|-------|---|---------|----------------|
| 1 | INFINEON Modul Prefix | HYS | Constant |
| 2 | Module Data Width [bit] | 64 | Non-ECC |
| | | 72 | ECC |
| 3 | DRAM Technology | T | DDR2 |
| 4 | Memory Density per I/O [Mbit]; Module Density ¹⁾ | 32 | 256 MByte |
| | | 64 | 512 MByte |
| | | 128 | 1 GByte |
| | | 256 | 2 GByte |
| 5 | Raw Card Generation | 0 .. 9 | look up table |
| 6 | Number of Module Ranks | 0, 2, 4 | 1, 2, 4 |
| 7 | Product Variations | 0 .. 9 | look up table |
| 8 | Package, Lead-Free Status | A .. Z | look up table |
| 9 | Module Type | D | SO-DIMM |
| | | M | Micro-DIMM |
| | | R | Registered |
| | | U | Unbuffered |
| 10 | Speed Grade | –3.7 | PC2–4200 4–4–4 |
| | | –5 | PC2–3200 3–3–3 |
| 11 | Die Revision | –A | First |
| | | –B | Second |

1) Multiplying “Memory Density per I/O” with “Module Data Width” and dividing by 8 for Non-ECC and 9 for ECC modules gives the overall module memory density in MBytes as listed in column “Coding”.

Table 25 DDR2 DRAM Nomenclature

| Field | Description | Values | Coding |
|-------|---------------------------|--------|-----------------------|
| 1 | INFINEON Component Prefix | HYB | Constant |
| 2 | Interface Voltage [V] | 18 | SSTL1.8 |
| 3 | DRAM Technology | T | DDR2 |
| 4 | Component Density [Mbit] | 256 | 256 Mbit |
| | | 512 | 512 Mbit |
| | | 1G | 1 Gbit |
| | | 2G | 2 Gbit |
| 5+6 | Number of I/Os | 40 | ×4 |
| | | 80 | ×8 |
| | | 16 | ×16 |
| 7 | Product Variations | 0 .. 9 | look up table |
| 8 | Die Revision | A | First |
| | | B | Second |
| 9 | Package, Lead-Free Status | C | FBGA, lead-containing |
| | | F | FBGA, lead-free |
| 10 | Speed Grade | –3.7 | DDR2-533C |
| | | –5 | DDR2-400B |
| 11 | N/A for Components | | |

www.infineon.com