16-Bit Original Microcontroller

CMOS

F²MC-16LX MB90420G/5G (A) Series

MB90423G/423GA/F423G/F423GA/V420G MB90427G/427GA/428G/428GA/F428G/F428GA

DESCRIPTIONS

The FUJITSU MB90420G/5G (A) Series is a 16-bit general purpose high-capacity microcontroller designed for vehicle meter control applications etc.

The instruction set retains the same AT architecture as the FUJITSU original F²MC-8L and F²MC-16L series, with further refinements including high-level language instructions, expanded addressing mode, enhanced (signed) multipler-divider computation and bit processing.

In addition, A 32-bit accumulator is built in to enable long word processing.

■ FEATURES

• 16-bit input capture (4 channels)

Detects rising, falling, or both edges.

16-bit capture register \times 4

Pin input edge detection latches the 16-bit free-run timer counter value, and generates an interrupt request.


• 16-bit reload timer (2 channels)

16-bit reload timer operation (select toggle output or one-shot output)

Event count function selection provided

(Continued)

■ PACKAGES



Clock timer (main clock)

Operates directly from oscillator clock.

Compensates for oscillator deviation

Read/write enabled second/minute/hour register

Signal interrupt

• 16-bit PPG (3 channels)

Output pins (3), external trigger input pin (1)

Output clock frequencies: fcp, fcp/22, fcp/24, fcp/26

Delay interrupt

Generates interrupt for task switching.

Interruptions to CPU can be generated/deleted by software setting.

• External interrupts (8 channels)

8-channel independent operation

Interrupt source setting available: "L" to "H" edge/ "H" to "L" edge/ "L" level/ "H" level.

A/D converter

10-bit or 8-bit resolution × 8 channels (input multiplexed)

Conversion time : $6.13 \,\mu s$ or less (at fcp = $16 \,MHz$)

External trigger startup available (P50/INT0/ADTG)

Internal timer startup available (16-bit reload timer 1)

UART (2 channels)

Full duplex double buffer type

Supports asynchronous/synchronous transfer (with start/stop bits)

Internal timer can be selected as clock (16-bit reload timer 0)

Asynchronous : 4808 bps, 5208 bps, 9615 bps, 10417 bps, 19230 bps, 38460 bps, 62500 bps, 500000 bps

Synchronous: 500 Kbps, 1Mbps, 2Mbps (at fcp = 16 MHz)

CAN interface *1

Conforms to CAN specifications version 2.0 Part A and B.

Automatic resend in case of error.

Automatic transfer in response to remote frame.

16 prioritized message buffers for data and messages for data and ID

Multiple message support

Receiving filter has flexible configuration: All bit compare/all bit mask/two partial bit masks

Supports up to 1 Mbps

CAN WAKEUP function (connects RX internally to INT0)

• LCD controller/driver (1 channel)

Segment driver and command driver with direct LCD panel (display) drive capability

Low voltage/Program Looping detect reset *2

Automatic reset when low voltage is detected

Program Looping detection function

• Stepping motor controller (4 channels)

High current output for all channels × 4

Synchronized 8/10-bit PWM for all channels × 2

· Sound generator

8-bit PWM signal mixed with tone frequency from 8-bit reload counter.

PWM frequencies : 62.5 kHz, 31.2 kHz, 15.6 kHz, 7.8 kHz (at $f_{CP} = 16 \text{MHz}$) Tone frequencies : 1/2 PWM frequency, divided by (reload frequency +1)

(Continued)

Input/output ports

Push-pull output and Schmitt trigger input

Programmable in bit units for input/output or peripheral signals.

Flash memory

Supports automatic programming, Embedde Algorithm™, write/erase/erase pause/erase resume instructions Flag indicates algorithm completion

Minato Electronics flash writer

Boot block configuration

Erasable by blocks

Block protection by external programming voltage

- *1 : MB90420G (A) series has 2 channels built-in, MB90425G (A) series has 1 channel built-in
- *2 : Built-in to MB90420GA/5GA series only. Not built-in to MB90420G/5G series.

Embeded Algorithm is a registered trademark of Advanced Micro Devices Inc.

■ PRODUCT LINEUP

• MB90420G (A) Series

Part number	MB90V420G	MB90F423G *1	MB90F423GA *1	MB90423G *2	MB90423GA *2		
Parameter	WID90V420G	WID50F423G	WID90F423GA	WID90423G -	WB90423GA =		
Configuration	Evaluation model	Flash R0	OM model	Mask RC	M model		
CPU			F ² MC-16LX CPU				
System clock		On-chip PLL clock multiplier type (\times 1, \times 2, \times 3, \times 4, 1/2 when PLL stopped) Minimum instruction execution time 62.5 ns (with 4 MHz oscillator \times 4)					
ROM	External	Flash RC	M 128 KB	Mask ROM 128 KB			
RAM	6 KB	6	KB	6 KB			
CAN interface			2 channels				
Low voltage/ CPU operation detection reset	No	No	Yes	No	Yes		
Packages	PGA-256	QFP100, LQFP100					
Emulator dedicated power supply*	No						

• MB90425G (A) Series


Part number Parameter	MB90F428G	MB90F428GA	MB90427G*2	MB90427GA*2	MB90428G*1	MB90428GA*1	
Configuration	Flash R0	OM model		Mask RC	OM model		
CPU			F ² MC-16	LX CPU			
System clock		On-chip PLL clock multiplier type (\times 1, \times 2, \times 3, \times 4, 1/2 when PLL stopped) Minimum instruction execution time 62.5 ns (with 4 MHz oscillator \times 4)					
ROM	Flash RO	M 128 KB	Mask RC	OM 64 KB	Mask ROM 128 KB		
RAM	6	KB	4	KB	6 KB		
CAN interface			1 cha	nnel			
Low voltage/ CPU operation detection reset	No	Yes	No	Yes	No	Yes	
Packages	QFP100, LQFP100						
Emulator dedicated power supply*		_					


^{*:} When used with evaluation pod MB2145-507, use DIP switch S2 setting. For details see the MB2145-507 Hardware Manual (2.7 "Emulator Dedicated Power Supply Pin").

^{*1 :} Under development

^{*2 :} Planned

■ PIN ASSIGNMENTS





■ PIN DESCRIPTIONS

Pin no.		Circu		5		
LQFP	QFP	Symbol	type	Description		
80	82	X0		High speed oscillator input pin.		
81	83	X1	A	High speed oscillator output pin.		
78	80	X0A		Low speed oscillator input pin. If no oscillator is connected, apply pull-down processing.		
77	79	X1A	- A	Low speed oscillator output pin. If no oscillator is connected, leave open.		
75	77	RST	В	Reset input pin.		
		P00		General purpose input/output port.		
83	85	SIN0	G	UART ch.0 serial data input pin.		
		INT4		INT4 external interrupt input pin.		
		P01		General purpose input/output port.		
84	86	SOT0	G	UART ch.0 serial data output pin.		
		INT5		INT5 external interrupt input pin.		
		P02	G	General purpose input/output port.		
85	85 87	SCK0		UART ch.0 serial clock input/output pin.		
		INT6		INT6 external interrupt input pin.		
		P03		General purpose input/output port.		
86	88	SIN1	G	UART ch.1 serial data input pin.		
		INT7		INT7 external interrupt input pin.		
87	89	P04	G	General purpose input/output port.		
01	09	SOT1		UART ch.1 serial data output pin.		
		P05		General purpose input/output port.		
88	90	SCK1	G	UART ch.1 serial clock input/output pin.		
		TRG		16-bit PPG ch.0-2 external trigger input pin.		
		P06		General purpose input/output port.		
89	91	PPG0	G	16-bit PPG ch.0 output pin.		
		TOT1		16-bit reload timer ch.1 TOT output pin.		
		P07		General purpose input/output port.		
90	92	PPG1	G	16-bit PPG ch.1 output pin.		
		TIN1	1	16-bit reload timer ch.1 TIN output pin.		
91	93	P10	- G	General purpose input/output port.		
31	33	PPG2]	16-bit PPG ch.2 output pin.		

Pin no.			Circuit	
LQFP	QFP	Symbol	type	Description
		P11		General purpose input/output port.
92 94		TOT0	G	16-bit reload timer ch.0 TOT output pin.
		WOT		Real-time clock timer WOT output pin.
		P12		General purpose input/output port.
93	95	TIN0	G	16-bit reload timer ch.0 TIN output pin.
		IN3		Input capture ch.3 trigger input pin.
04 to 00	00 to 00	P13 to P15	G	General purpose input/output ports.
94 to 96	96 to 98	IN2 to IN0	G	Input capture ch.0-2 trigger input pins.
97 to 100	99 to 100, 1 to 2	COM0 to COM3	I	LCD controller/driver common output pins.
1 to 8, 10 to 13	3 to 10, 12 to 15	SEG0 to SEG11	I	LCD controller/driver segment output pins.
		P36 to P37		General purpose output ports.
14 to 15	16 to 17	SEG12 to SEG13	Е	LCD controller/driver segment output pins.
16 to 20	10 to 22	P40 to P47		General purpose input output ports.
22 to 24	16 to 20, 18 to 22, 22 to 24 24 to 26		E	LCD controller/driver segment output pins.
		P90 to P91	General purpose input output ports.	
26 to 27	28 to 29	SEG22 to SEG23	E	LCD controller/driver segment output pins.
		P50		General purpose input output ports.
34	36	INT0	G	INT0 external interrupt input pin.
		ADTG		A/D converter external trigger input pin.
36 to 39,	38 to 41,	P60 to P67		General purpose input output ports.
41 to 44	43 to 46	AN0 to AN7	F	A/D converter input pins.
		P51		General purpose input output port.
45	47	INT1	G	INT1 external interrupt input pin.
	(RX1 *)			CAN interface 1 RX intput pin.
	_	P52		General purpose input output port.
46	48	INT2	G	INT2 external interrupt input pin.
		(TX1 *)		CAN interface 1 TX output pin.
50	50 52 P53 G General purpose input output port.		General purpose input output port.	
30	52	INT3)	INT3 external interrupt input pin.

^{*:} MB90420G (A) series only.


Pin	no.	0	Circuit	Bernstein
LQFP	QFP	Symbol	type	Description
		P70 to P73		General purpose input output ports.
52 to 55	54 to 57	PWM1P0 PWM1M0 PWM2P0 PWM2M0	Η	Stepping motor controller ch.0 output pins.
		P74 to P77		General purpose input output ports.
57 to 60	59 to 62	PWM1P1 PWM1M1 PWM2P1 PWM2M1	Н	Stepping motor controller ch.1 output pins.
		P80 to P83		General purpose input output ports.
62 to 65	64 to 67	PWM1P2 PWM1M2 PWM2P2 PWM2M2	Н	Stepping motor controller ch.2 output pins.
		P84 to P87		General purpose input output ports.
67 to 70	69 to 72	PWM1P3 PWM1M3 PWM2P3 PWM2M3	Н	Stepping motor controller ch.3 output pins.
72	74	P54	G	General purpose input output port.
12	74	TX0	9	CAN interface 0 TX output pin.
73	75	P55	G	General purpose output port.
73	73	RX0	9	CAN interface 0 RX input pin.
		P56		General purpose input output port.
74	76	SGO	G	Sound generator SG0 output pin.
		FRCK		Free-run timer clock input pin.
76	78	P57	G	General purpose input output port.
/0	70	SGA	0	Sound generator SGA output pin.
28 to 31	30 to 33	V0 to V3		LCD controller /driver reference power supply pins.
56, 66	58, 68	DVcc		High current output buffer with dedicated power supply input pins (pin numbers 54-57, 59-62, 64-67, 69-72) .
51, 61, 71	53, 63, 73	DVss	_	High current output buffer with dedicated power supply GND pins (pin numbers 54-57, 59-62, 64-67, 69-72) .
32	34	AVcc	_	A/D converter dedicated power supply input pin.
35	37	AVss	_	A/D converter dedicated GND supply pin.
33	35	AVRH	_	A/D converter Vref + input pin. Vref - AVss.

Pin	Pin no.		Circuit	Decarintian	
LQFP	QFP	Symbol	type	Description	
47 48	49 50	MD0 MD1	В*	Test mode input pins. Connect to Vcc.	
49	51	MD2	D *	Text mode input pin. Connect to Vss.	
25	27	С	_	External capacitor pin. Connect an 0.1 μF capacitor between this pin and Vss.	
21, 82	23, 84	Vcc		Power supply input pins.	
9, 40, 79	11, 42, 81	Vss		GND power supply pins.	

^{*:} Type C in the flash ROM models.

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
A	X1 X0 Standby control signal	Oscillation feedback resistance : approx. 1 MΩ
В	W Hysteresis input	 Pull-up resistance attached : approx. 50 kΩ, hysteresis input
С		Hysteresis input
D	Hyteresis input	 Pull-down resistance attached : approx. 50 kΩ, hysteresis input No pull-down resistance on flash models.
E	LCDC output Hysteresis input	CMOS output LCDC output Hysteresis input



HANDLING DEVICES

When handling semiconductor devices, care must be taken with regard to the following ten matters.

- Strictly observe maximum rated voltages (prevent latchup)
- Stable supply voltage
- Power-on procedures
- · Treatment of unused input pins
- Treatment of A/D converter power supply pins
- · Use of external clock signals
- Power supply pins
- Proper sequence of A/D converter power supply analog input
- Handling the power supply for high-current output buffer pins (DVcc, DVss)
- Pull-up/pull-down resistance
- Precautions when not using a sub clock signal.

Precautions for Handling Semiconductor Devices

• Strictly observe maximum rated voltages (prevent latchup)

When CMOS integrated circuit devices are subjected to applied voltages higher than Vcc at input and output pins other than medium- and high-withstand voltage pins, or to voltages lower than Vss, or when voltages in excess of rated levels are applied between Vcc and Vss, a phenomenon known as latchup can occur. In a latchup condition, supply current can increase dramatically and may destroy semiconductor elements. In using semi-conductor devices, always take sufficient care to avoid exceeding maximum ratings.

Also care must be taken when power to analog systems is switched on or off, to ensure that the analog power supply (AVcc, AVRH, DVcc) and analog input do not exceed the digital power supply (Vcc).

Once the digital power supply (Vcc) is switched on, the analog power (AVcc,AVRH,DVcc) may be turned on in any sequence.

· Stable supply voltage

Even within the warranted operating range of Vcc supply voltage, sudden fluctuations in supply voltage can cause abnormal operation. The recommended stability for ripple fluctuations (P-P values) at commercial frequencies (50 to 60 Hz) should be within 10% of the standard Vcc value, and voltage fluctuations that occur during switching of power supplies etc. should be limited to transient fluctuation rates of 0.1 V/ms or less.

• Power-on procedures

In order to prevent abnormal operation of the internal built-in step-down circuits, voltage rise time during power-on should be attained within 50 μ s (0.2 V to 2.7 V) .

· Treatment of unused input pins

If unused input pins are left open, they may cause abnormal operation or latchup which may lead to permanent damage to the semiconductor. Any such pins should be pulled up or pulled down through resistance of at least $2 \text{ k}\Omega$.


Also any unused input/output pins should be left open in output status, or if found set to input status, they should be treated in the same way as input pins.

• Treatment of A/D converter power supply pins

Even if the A/D converter is not used, pins should be connected so that AVcc = Vcc, and AVss = AVRH = Vss.

· Use of external clock signals


Even when an external clock is used, a stabilization period is required following a power-on reset or release from sub clock mode or stop mode. Also, when an external clock is used it should drive only the X0 pin and the X1 pin should be left open, as shown in Figure 3.



Power supply pins

Devices are designed to prevent problems such as latchup when multiple Vcc and Vss supply pins are used, by providing internal connections between pins having the same potential. However, in order to reduce unwanted radiation, and to prevent abnormal operation of strobe signals due to rise in ground level, and to maintain total output current ratings, all such pins should always be connected externally to power supplies and ground.

As shown in Figure 4, all Vcc power supply pins must have the same potential. All Vss power supply pins should be handled in the same way. If there are multiple Vcc or Vss systems, the device will not operate properly even within the warranted operating range.



In addition, care must be given to connecting the V_{CC} and V_{SS} pins of this device to a current source with as little impedance as possible. It is recommended that a bypass capacitor of 1.0 μ F be connected between V_{CC} and V_{SS} as close to the pins as possible.

Proper sequence of A/D converter power supply analog input

A/D converter power (AVcc, AVRH) and analog input (AN0-AN7) must be applied after the digital power supply (Vcc) is switched on. When power is shut off, the A/D converter power supply and analog input must be cut off before the digital power supply is switched on (Vcc) . In both power-on and shut-off, care should be taken that AVRH does not exceed AVcc. Even when pins which double as analog input pins are used as input ports, be sure that the input voltage does not exceed AVcc. (There is no problem if analog power supplies and digital power supplies are turned off and on at the same time.)

• Handling the power supply for high-current output buffer pins (DVcc, DVss)

Always apply power to high-current output buffer pins (DVcc, DVss) after the digital power supply (Vcc) is turned on. Also when switching power off, always shut off the power supply to the high-current output buffer pins (DVcc, DVss) before switching off the digital power supply (Vcc) . (There will be no problem if high-current output buffer pins and digital power supplies are turned off and on at the same time.)

Even when high-current output buffer pins are used as general purpose ports, the power for high current output buffer pins (DVcc, DVss) should be applied to these pins.


• Pull-up/pull-down resistance

The MB90420G/5G series does not support internal pull-up/pull-down resistance. If necessary, use external components.


· Precautions for when not using a sub clock signal.

If the X0A and X1A pins are not connected to an oscillator, apply pull-down treatment to the X0A pin and leave the X1A pin open.

■ BLOCK DIAGRAM



■ MEMORY MAP



*: MB90V420G has no built-in ROM. On the tool side this area may be considered a ROM decoder.

Note: To select models without the ROM mirror function, see the "ROM Mirror Function Selection Module." The image of the ROM data in the FF bank appears at the top of the 00 bank, in order to enable efficient use of small C compiler models. The lower 16-bit address for the FF bank will be assigned to the same address, so that tables in ROM can be referenced without declaring a "far" indication with the pointer. For example when accessing the address 00C000H, the actual access is to address FFC000H in ROM. Here the FF bank ROM area exceeds 48 KB, so that it is not possible to see the entire area in the 00 bank image. Therefore because the ROM data from FF4000H to FFFFFFH will appear in the image from 004000H to 00FFFFH, it is recommended that the ROM data table be stored in the area from FF4000H to FFFFFFH.

■ I/O MAP

• Other than CAN Interface

Address	Register name	Symbol	Read/write	Peripheral function	Initial value			
00н	Port 0 data register	PDR0	R/W	Port 0	XXXXXXX			
01н	Port 1 data register	PDR1	R/W	Port 1	XXXXXX			
02н		(Disabled)						
03н	Port 3 data register	PDR3	R/W	Port 3	XX			
04н	Port 4 data register	PDR4	R/W	Port 4	XXXXXXX			
05н	Port 5 data register	PDR5	R/W	Port 5	XXXXXXX			
06н	Port 6 data register	PDR6	R/W	Port 6	XXXXXXX			
07н	Port 7 data register	PDR7	R/W	Port 7	XXXXXXX			
08н	Port 8 data register	PDR8	R/W	Port 8	XXXXXXX			
09н	Port 9 data register	PDR9	R/W	Port 9	XX			
0Ан to 0Fн		(Di	sabled)					
10н	Port 0 direction register	DDR0	R/W	Port 0	00000000			
11н	Port 1 direction register	DDR1	R/W	Port 1	000000			
12н		(Dis	sabled)					
13н	Port 3 direction register	DDR3	R/W	Port 3	00			
14н	Port 4 direction register	DDR4	R/W	Port 4	00000000			
15н	Port 5 direction register	DDR5	R/W	Port 5	00000000			
16н	Port 6 direction register	DDR6	R/W	Port 6	00000000			
17н	Port 7 direction register	DDR7	R/W	Port 7	00000000			
18н	Port 8 direction register	DDR8	R/W	Port 8	00000000			
19н	Port 9 direction register	DDR9	R/W	Port 9	0 0			
1Ан	Analog input enable	ADER	R/W	Port 6, A/D	11111111			
1Вн to 1Fн		(Di	sabled)					
20н	A/D control status register lower	ADCSL	R/W		00000000			
21н	A/D control status register higher	ADCSH	R/W	A /D	00000000			
22н	A/D data register lower	ADCRL	R	A/D converter	XXXXXXX			
23н	A/D data register higher	ADCRH	R/W		0 0 1 0 1 XXX			
24н	Commence also a manifesta m	ODOL D	R/W		XXXXXXX			
25н	Compare clear register	CPCLR	R/W		XXXXXXX			
26н	Time and data we minted	TODT	R/W	4C hit from a more time	00000000			
27н	Timer data register	TCDT	R/W	- 16-bit free-run timer	00000000			
28н	Timer control status register lower	TCCSL	R/W		00000000			
29н	Timer control status register higher	TCCSH	R/W		000000			

Address	Register name	Symbol	Read/write	Peripheral function	Initial value
2Ан	PPG0 control status register lower	PCNTL0	R/W	40.1% 5500	00000000
2Вн	PPG0 control status register higher	PCNTH0	R/W	16-bit PPG0	0000000-
2Сн	PPG1 control status register lower	PCNTL1	R/W	40 1/4 0004	00000000
2Dн	PPG1 control status register higher	PCNTH1	R/W	16-bit PPG1	0000000-
2Ен	PPG2 control status register lower	PCNTL2	R/W	16 hit DDC2	00000000
2F _H	PPG2 control status register higher	PCNTH2	R/W	16-bit PPG2	0000000-
30н	External interrupt enable	ENIR	R/W		00000000
31н	External interrupt request	EIRR	R/W	External interrupt	XXXXXXX
32н	External interrupt level lower	ELVRL	R/W	External interrupt	00000000
33н	External interrupt level higher	ELVRH	R/W		00000000
34н	Serial mode register 0	SMR0	R/W		00000-00
35н	Serial control register 0	SCR0	R/W		00000100
36н	Input data register 0/ Output data register 0	SIDR0/ SODR0	R/W	UART 0	xxxxxxx
37н	Serial status register 0	SSR0	R/W		00001000
38н	Serial mode register 1	SMR1	R/W		00000-00
39н	Serial control register 1	SCR1	R/W		00000100
ЗАн	Input data register 1/ Output data register 1	SIDR1/ SODR1	R/W	UART1	xxxxxxx
3Вн	Serial status register 1	SSR1	R/W		00001000
3Сн		(Dis	sabled)		
3Dн	Clock division control register 0	CDCR0	R/W	Prescaler	0 0 0 0 0
3Ен	CAN wake-up control register	CWUCR	R/W	CAN	0
3Fн	Clock division control register 1	CDCR1	R/W	Prescaler	0 0 0 0 0
40н to 4Fн	Ar	ea reserved f	or CAN inter	face 0	
50н	Timer control status register 0 lower	TMCSR0L	R/W		00000000
51н	Timer control status register 0 higher	TMCSR0H	R/W	16-bit reload timer 0	0 0 0 0 0
52н	Timer register 0/	TMR0/	R/W		XXXXXXX
53н	Reload register 0	TMRLR0	IX/VV		XXXXXXX
54н	Timer control status register 1 lower	TMCSR1L	R/W		00000000
55н	Timer control status register 1 higher	TMCSR1H	R/W	16-bit reload timer 1	00000
56н	Timer register 1/	TMR1/	R/W		XXXXXXX
57н	Reload register 1	TMRLR1	FX/VV		XXXXXXX
58н	Clock timer control register lower	WTCRL	R/W	Real-time	000000
59н	Clock timer control register higher	WTCRH	R/W	clock timer	00000000

Address	Register name	Symbol	Read/write	Peripheral function	Initial value		
5Ан	Sound control register lower	SGCRL	R/W		00000000		
5Вн	Sound control register higher	SGCRH	R/W		0 0 0		
5Сн	Frequency data register	SGFR	R/W	Sound gonorator	XXXXXXX		
5Dн	Amplitude data register	SGAR	R/W	Sound generator	00000000		
5Е н	Decrement grade register	SGDR	R/W		XXXXXXX		
5 F н	Tone count register	SGTR	R/W		XXXXXXX		
60н	Input capture register 0	IPCP0	R		XXXXXXX		
61н	input capture register o	IFCFU	K	Input capture 0/1	XXXXXXX		
62н	Input conture register 1	IPCP1	R	приссарите о/ г	XXXXXXX		
63н	Input capture register 1	IFCFI	K		XXXXXXX		
64н	Input conture register 2	IDCD2	D		XXXXXXX		
65н	Input capture register 2	IPCP2	R	Innut conture 2/2	XXXXXXX		
66н	land to antique varietar 2	IDCD2	Ъ	Input capture 2/3	XXXXXXX		
67н	Input capture register 3	IPCP3	R		XXXXXXX		
68н	Input capture control status 0/1	ICS01	R/W	Input capture 0/1	00000000		
69н		(Di	sabled)				
6Ан	Input capture control status 2/3	ICS23	R/W	Input capture 2/3	00000000		
6Вн		(Di	sabled)				
6Сн	LCDC control register lower	LCRL	R/W	LCD controller/	00010000		
6Dн	LCDC control register higher	LCRH	R/W	driver	00000000		
6Ен	Low voltage detect reset control register	LVRC	R/W	Low voltage detect reset	10111000		
6 Fн	ROM mirror	ROMM	W	ROM mirror	XXXXXXX1		
70н to 7Fн	Ar	ea reserved l	or CAN interf	ace 1			
80н	PWM control register 0	PWC0	R/W	Stepping motor controller0	0 0 0 0 0 0		
81н		(Di	sabled)				
82н	PWM control register 1	PWC1	R/W	Stepping motor controller1	0 0 0 0 0 0		
83н	(Disabled)						
84н	PWM control register 2	PWC2	R/W	Stepping motor controller2	0 0 0 0 0 0		
85н		(Di	sabled)				
86н	PWM control register 3	PWC3	R/W	Stepping motor controller3	0 0 0 0 0 0		
87н to 9Dн		(Di	sabled)				

Address	Register name	Symbol	Read/write	Peripheral function	Initial value		
9Ен	ROM correction control register	PACSR	R/W	Address match detection function	0 - 0		
9Fн	Delay interrupt/release	DIRR	R/W	Delayed interrupt	0		
А0н	Power saving mode	LPMCR	R/W	Power saving	00011000		
А1н	Clock select	CKSCR	R/W	control circuit	11111100		
A2н to A7н		(Di	sabled)				
А8н	Watchdog control	WDTC	R/W	Watchdog timer	XXXXX 1 1 1		
А9н	Time base timer control register	TBTC	R/W	Time base timer	1 0 0 1 0 0		
ААн	Clock timer control register	WTC	R/W	Clock timer (sub clock)	1 X 0 0 0 0 0 0		
ABн to ADн	(Disabled)						
АЕн	Flash control register	FMCS	R/W	Flash interface	000X0XX0		
AFн		(Di	sabled)				
В0н	Interrupt control register 00	ICR00	R/W		00000111		
В1н	Interrupt control register 01	ICR01	R/W		00000111		
В2н	Interrupt control register 02	ICR02	R/W		00000111		
ВЗн	Interrupt control register 03	ICR03	R/W		00000111		
В4н	Interrupt control register 04	ICR04	R/W		00000111		
В5н	Interrupt control register 05	ICR05	R/W		00000111		
В6н	Interrupt control register 06	ICR06	R/W		00000111		
В7н	Interrupt control register 07	ICR07	R/W	Interrupt controller	00000111		
В8н	Interrupt control register 08	ICR08	R/W	Interrupt controller	00000111		
В9н	Interrupt control register 09	ICR09	R/W		00000111		
ВАн	Interrupt control register 10	ICR10	R/W		00000111		
ВВн	Interrupt control register 11	ICR11	R/W		00000111		
ВСн	Interrupt control register 12	ICR12	R/W	- - -	00000111		
ВОн	Interrupt control register 13	ICR13	R/W		00000111		
ВЕн	Interrupt control register 14	ICR14	R/W		00000111		
ВГн	Interrupt control register 15	ICR15	R/W		00000111		
C0н to FFн		(Di	sabled)				

Address	Register name	Symbol	Read/write	Peripheral function	Initial value
1FF0н	ROM correction address 0	PADR0	R/W		XXXXXXX
1FF1н	ROM correction address 1	PADR0	R/W		XXXXXXX
1FF2н	ROM correction address 2	PADR0	R/W	Address match	XXXXXXX
1FF3н	ROM correction address 3	PADR1	R/W	detection function	XXXXXXX
1FF4н	ROM correction address 4	PADR1	R/W		XXXXXXX
1FF5н	ROM correction address 5	PADR1	R/W		XXXXXXX
3900н to 391Fн		(Di	sabled)		
3920н	PPG0 down counter register	PDCR0	R		11111111
3921н	Trou down counter register	FDCRU	I N		11111111
3922н	PPG0 cycle setting register	PCSR0	W	16-bit PPG 0	XXXXXXX
3923н	Trou cycle setting register	FCSKU	VV	TO-DIL PPG U	XXXXXXX
3924н	DDC0 duty potting register	PDUT0	W		XXXXXXX
3925н	PPG0 duty setting register	PDUIU	VV		XXXXXXX
3926н to 3927н		(Di	sabled)		
3928н	DDC1 down counter register	DDOD4	D		11111111
3929н	PPG1 down counter register	PDCR1	R		11111111
392Ан	PPG1 cycle setting register	PCSR1	W	16-bit PPG 1	XXXXXXX
392Вн	FFGT cycle setting register	FUSICI	VV		XXXXXXX
392Сн	DDC1 duty patting register	PDUT1	W		XXXXXXX
392Dн	PPG1 duty setting register	PDOTT			XXXXXXX
392Eн to 392Fн		(Di	sabled)		
3930н	DDC2 down country register	PDCR2	В		11111111
3931н	PPG2 down counter register	PDCR2	R		11111111
3932н	DDC2 syste action register	DCCDO	10/	40 hit DDC 0	XXXXXXX
3933н	PPG2 cycle setting register	PCSR2	W	16 bit PPG 2	XXXXXXX
3934н	DDC2 duty potting register	DDUTO	\^/		XXXXXXX
3935н	PPG2 duty setting register	PDUT2	W		XXXXXXX
3936н to 3959н		(Di	sabled)	•	(Continued)

Address	Register name	Symbol	Read/write	Peripheral function	Initial value
395Ан					XXXXXXX
395Вн	Sub second data register	WTBR	R/W	Real time clock timer LCD controller/ driver Stepping motor controller 0 Stepping motor controller 1	XXXXXXX
395Сн				Real time	XXXXX
395Dн	Second data register	WTSR	R/W	clock timer	XXXXXX
395Ен	Minute data register	WTMR	R/W		XXXXXX
395Гн	Hour data register	WTHR	R/W		XXXXX
3960н to 396Fн	LCD display RAM	VRAM	R/W		xxxxxxx
3970н to 397Fн		(Di	sabled)		
3980н	DWM1 compare register 0	DWC10	R/W		XXXXXXX
3981н	PWM1 compare register 0	PWC10	K/VV		XX
3982н	PWM2 compare register 0	PWC20	R/W	Stepping motor	XXXXXXX
3983н	P WWiz compare register o	F VVC20	IN/VV	controller 0	XX
3984н	PWM1 select register 0	PWS10	R/W		000000
3985н	PWM2 select register 0	PWS20	R/W		-0000000
3986н to 3987н		(Di	sabled)		
3988н	DIMM1 compare register 1	PWC11	VC11 R/W		XXXXXXX
3989н	PWM1 compare register 1	PWCII	K/VV		XX
398Ан	DM/M2 compare register 1	PWC21	R/W	Stepping motor	XXXXXXX
398Вн	PWM2 compare register 1	PWCZI	K/VV	controller 1	XX
398Сн	PWM1 select register 1	PWS11	R/W		000000
398Dн	PWM2 select register 1	PWS21	R/W		-0000000
398Ен to 398Fн		(Di	sabled)		
3990н	DIMMA compare register 2	DWC12	DAM		XXXXXXX
3991н	PWM1 compare register 2	PWC12	R/W		XX
3992н	DIMMA compare register 2	DWCoo	DAM	Stepping motor	XXXXXXX
3993н	PWM2 compare register 2	PWC22	R/W	controller 2	XX
3994н	PWM1 select register 2	PWS12	R/W		000000
3995н	PWM2 select register 2	PWS22	R/W		-0000000
3996н to 3997н		(Di	sabled)		

Address	Register name	Symbol	Read/write	Peripheral function	Initial value						
3998н	PWM1 compare register 3	PWC13	R/W		XXXXXXX						
3999н	P WINT Compare register 3	FVVCIS	IX/VV		XX						
399Ан	PWM2 compare register 3	PWC23	R/W	Stepping motor	XXXXXXX						
399Вн	Prviviz compare register 5	PVVC23	IK/VV	controller 3	XX						
399Сн	PWM1 select register 3	PWS13	R/W		000000						
399Dн	PWM2 select register 3	PWS23	R/W		-0000000						
399Ен to 39FFн		(Disabled)									
3A00н to 3AFFн	Are	ea reserved f	or CAN interf	ace 0							
3B00н to 3BFFн	Are	ea reserved f	or CAN interf	ace 1							
3C00н to 3CFFн	Are	ea reserved f	or CAN interf	ace 0							
3D00н to 3DFFн	Are	ea reserved f	or CAN interf	ace 1							
3E00н to 3EFFн		(Di	sabled)								

- Initial value symbols :
 - "0" initial value 0.
 - "1" initial value 1.
 - "X" initial value undetermined
 - "-" initial value undetermined (none)
- Write/read symbols :
 - "R/W" read/write enabled
 - "R" read only
 - "W" write only
- Addresses in the area 0000_H to 00FF_H are reserved for the principal functions of the MCU. Read access attempts to reserved areas will result in an "X" value. Also, write access to reserved areas is prohibited.

• I/O Map for CAN Interface

Add	ress		Complete	Read/	Initial value		
CAN0	CAN1	Register name	Symbol	write	Initial value		
000040н	000070н	Magaza buffar valid area	D\/AI D	(D/M)	0000000000000000		
000041н	000071н	Message buffer valid area	BVALR	(R/W)	00000000 00000000		
000042н	000072н	Transmission request register	TDEOD	(D/M)	0000000000000000		
000043н	000073н	Transmission request register	TREQR	(R/W)	00000000 00000000		
000044н	000074н	Transmission consol register	TCAND	(141)	00000000000000000		
000045н	000075н	Transmission cancel register	TCANR	(W)			
000046н	000076н	Transmission completed register	TCD	(DAAA)	000000000000000000000000000000000000000		
000047н	000077н	Transmission completed register	TCR	(R/W)	00000000 00000000		
000048н	000078н	Descriving completed register	DCD	(D/M)	00000000000000000		
000049н	000079н	Receiving completed register	RCR	(R/W)	00000000 00000000		
00004Ан	00007Ан	Domete request receiving register	DDTDD	(R/W)	00000000000000000		
00004Вн	00007Вн	Remote request receiving register	RRTRR	(R/VV)			
00004Сн	00007Сн	Pageiving everyup register	ROVRR	(R/W)	00000000000000000		
00004Dн	00007Dн	Receiving overrun register	KOVKK	(R/VV)			
00004Ен	00007Ен	Possiving interrupt analysis register	RIER	(R/W)	00000000000000000		
00004Fн	00007Fн	Receiving interrupt enable register	KIEK	(R/VV)			
003С00н	003D00н	Control status register	CSR	(R/W, R)	0001		
003С01н	003D01н	Control status register	CSK	(N/VV, N)	000-0		
003С02н	003D02н	Last event indicator register	LEIR	(R/W)	000-000		
003С03н	003D03н	Last event indicator register	LLIIX	(10,00)	000 0000		
003С04н	003D04н	RX/TX error counter	RTEC	(R)	00000000 00000000		
003С05н	003D05н	TOW TA CITOL COUNTER	KILO	(11)			
003С06н	003D06н	Bit timing register	BTR	(R/W)	-1111111 11111111		
003С07н	003D07н		DIK	(1077)			
003С08н	003D08н	IDE register	IDER	(R/W)	xxxxxxxx xxxxxxxx		
003С09н	003D09н	IDE Togistor	IDEN	(1077)	70000000		
003С0Ан	003D0Ан	Transmission RTR register	TRTRR	(R/W)	00000000 00000000		
003С0Вн	003D0Вн	Transmission RTR register	TIXTIXIX	(1077)			
003С0Сн	003D0Сн	Remote frame receiving wait register	RFWTR	(R/W)	xxxxxxxx xxxxxxxx		
003С0Дн	003D0Dн	Transition receiving wait register	IXI VVIIX	(17,44)	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
003С0Ен	003D0Ен	Transmission interrupt enable register	TIER	(R/W)	00000000 00000000		
003С0Гн	003D0Fн	Transmission interrupt enable register	1161	(17,44)			

Add	ress	Banistan wanna	Comple at	Read/	leitial value
CAN0	CAN1	Register name	Symbol	write	Initial value
003С10н	003D10н				XXXXXXXX XXXXXXXX
003С11н	003D11н	Acceptance mask select register	AMSR	(D ///)	
003С12н	003D12н	Acceptance mask select register	AIVIOR	(R/W)	xxxxxxx xxxxxxx
003С13н	003D13н				
003С14н	003D14н				xxxxxxx xxxxxxx
003С15н	003D15н	Acceptance mask register 0	AMR0	(R/W)	
003С16н	003D16н	Acceptance mask register 0	AWINO	(17/77)	XXXXX XXXXXXXX
003С17н	003D17н				^^^^^
003С18н	003D18н				xxxxxxx xxxxxxx
003С19н	003D19н	Acceptance mask register 1	AMR1	(R/W)	
003С1Ан	003D1Ан	Acceptance mask register 1	AIVIN	(17/77)	XXXXX XXXXXXXX
003С1Вн	003D1Bн				
003A00н to 003A1Fн	003B00н to 003B1Fн	General purpose RAM	_	(R/W)	XXXXXXXX to XXXXXXX
003А20н	003В20н				MANANA MANANA
003А21н	003В21н	ID as sister 0	IDDO	(D ///)	XXXXXXXX XXXXXXXX
003А22н	003В22н	ID register 0	IDR0	(R/W)	VVVVV VVVVVVVV
003А23н	003В23н				XXXXX XXXXXXXX
003А24н	003В24н				xxxxxxx xxxxxxx
003А25н	003В25н	ID register 1	IDR1	(R/W)	
003А26н	003В26н	To register 1	IDIXI	(11/00)	XXXXX XXXXXXXX
003А27н	003В27н				
003А28н	003В28н				xxxxxxxx xxxxxxx
003А29н	003В29н	ID register 2	IDR2	(R/W)	70000000 70000000
003А2Ан	003В2Ан	To register 2	IDIXE	(14/77)	XXXXX XXXXXXXX
003А2Вн	003В2Вн				70000 7000000
003А2Сн	003В2Сн				xxxxxxxx xxxxxxxx
003А2Dн	003В2Dн	ID register 3	IDR3	(R/W)	7000000
003А2Ен	003В2Ен	.2 .09.0.0. 0	15110	(1.4/44)	XXXXX XXXXXXXX
003А2Гн	003В2Гн				70000
003А30н	003В30н				XXXXXXXX XXXXXXXX
003А31н	003В31н	ID register 4	IDR4	(R/W)	7000000 7000000
003А32н	003В32н	Toglotol 4	דוטו	(K/VV)	XXXXX XXXXXXXX
003А33н	003В33н				(Continued)

Add	ress	Donistov nome	Cumbal	Read/	Initial value		
CAN0	CAN1	Register name	Symbol	write	Initiai	value	
003А34н	003В34н				vvvvvvv	XXXXXXXX	
003А35н	003В35н	ID register 5	IDR5	(D/M)	^^^^	^^^^^	
003А36н	003В36н	ID register 5	פאטו	(R/W)	VVVVV	XXXXXXXX	
003А37н	003В37н				******	^^^^^	
003А38н	003В38н				vvvvvvv	XXXXXXXX	
003А39н	003В39н	ID register 6	IDR6	(R/W)	^^^^	^^^^	
003А3Ан	003В3Ан	Tib register 6	IDKO	(K/VV)	VVVV	XXXXXXXX	
003А3Вн	003В3Вн				^^^^	******	
003А3Сн	003В3Сн				vvvvvvv	VVVVVVV	
003А3Дн	003В3Дн	ID register 7	IDR7	(D ///)	XXXXXXXX	XXXXXXXX	
003А3Ен	003В3Ен	Tib register /	IDRI	(R/W)	VA/AA/	XXXXXXXX	
003А3Гн	003В3Гн				******	******	
003А40н	003В40н			(R/W)	vvvvvvv	XXXXXXXX	
003А41н	003В41н	ID register 8	IDR8		******	******	
003А42н	003В42н	Tib register o	IDRO		VVVVV	XXXXXXXX	
003А43н	003В43н				******	******	
003А44н	003В44н				XXXXXXX	XXXXXXXX	
003А45н	003В45н	ID register 9	IDR9	(R/W)	^^^^	^^^^^	
003А46н	003В46н	Tib Tegister 9	IDK9		VVVV	XXXXXXXX	
003А47н	003В47н				^^^^	*********	
003А48н	003В48н				XXXXXXXX	XXXXXXX	
003А49н	003В49н	ID register 10	IDR10	(R/W)			
003А4Ан	003В4Ан	Tegister 10	IDICIO	(13/77)	VVVV	XXXXXXXX	
003А4Вн	003В4Вн				******	^^^^^	
003А4Сн	003В4Сн				XXXXXXX	XXXXXXX	
003А4Dн	003В4Он	ID register 11	IDR11	(D/M/)			
003А4Ен	003В4Ен	ID register 11	וואטו	(R/W)	XXXXX	XXXXXXXX	
003А4Гн	003В4Гн				^^^^	^^^^^	
003А50н	003В50н				vvvvvvv	VVVVVVV	
003А51н	003В51н	ID register 12	IDR12	(D // //)	XXXXXXXX X	XXXXXXX	
003А52н	003В52н	register 12	IDKIZ	(R/W)	VVVV	VVVVVVV	
003А53н	003В53н				XXXXX	XXXXXXX	

Add	ress	Dowieter neme	Cymahal	Read/	ln:tial	Initial value		
CAN0	CAN1	Register name	Symbol	write	initiai	value		
003А54н	003В54н				vvvvvvv	VVVVVVV		
003А55н	003В55н	ID register 40	IDD40	(D (M)	******	*****		
003А56н	003В56н	ID register 13	IDR13	(R/W)	VVVVV	VVVVVVV		
003А57н	003В57н				^^^^	^^^^		
003А58н	003В58н				vvvvvvv	VVVVVVV		
003А59н	003В59н	ID register 14	IDR14	(R/W)	^^^^^	^^^^^		
003А5Ан	003В5Ан	ID register 14	IDK14	(K/VV)	VVVVV	VVVVVVV		
003А5Вн	003В5Вн				^^^^	^^^^		
003А5Сн	003В5Сн				vvvvvvv	VVVVVVV		
003А5Дн	003В5Дн	ID register 15	IDR15	(D/M)	^^^^	^^^^		
003А5Ен	003В5Ен	ID register 15	פואטו	(R/W)	VVVV	VVVVVVV		
003А5Гн	003В5Гн				^^^^	XXXXXXXX		
003А60н	003В60н	DLC register 0	DLCR0	(R/W)	VVVV	VVVV		
003А61н	003В61н	DLC register 0	DLCRU	(17/77)	7000			
003А62н	003В62н	DLC register 1	DLCR1	(R/W)	VVVV	VVVV		
003А63н	003В63н	DLC register i	DLCKI	(K/VV)				
003А64н	003В64н	DLC register 2	DLCR2	(R/W)	VVVV	VVVV		
003А65н	003В65н	DLC register 2	DLCRZ	(K/VV)				
003А66н	003В66н	DLC register 3	DLCR3	(R/W)	VVVV	VVVV		
003А67н	003В67н	DLC register 3	DLCR3	(17/77)				
003А68н	003В68н	DLC register 4	DLCR4	(R/W)	YYYY	YYYY		
003А69н	003В69н	DLC register 4	DLCK4					
003А6Ан	003В6Ан	DLC register 5	DLCR5	(R/W)		YYYY		
003А6Вн	003В6Вн	DLO register 3	DLONG	(14/77)				
003А6Сн	003В6Сн	DLC register 6	DLCR6	(R/W)	XXXX	XXXX		
003А6Dн	003В6Dн	DEC register o	DECINO	(14,777)		//////		
003А6Ен	003В6Ен	DLC register 7	DLCR7	(R/W)	XXXX	XXXX		
003А6Гн	003В6Гн	DEC register /	DLCIN	(14/77)				
003А70н	003В70н	DLC register 8	DLCR8	(R/W)	XXXX	XXXX		
003А71н	003В71н	DLO register o	DLCKO	(11/77)				
003А72н	003В72н	DLC register 9	DLCR9	(R/W)	XXXX	XXXX		
003А73н	003В73н	DEC TEGISTET 3	DLCKS	(17/77)				
003А74н	003В74н	DLC register 10	DLCR10	(R/W)	XXXX	XXXX		
003А75н	003В75н	DEO TOGISTO TO	DEGITIO	(14/77)				

Add	ress	Paristan nama	0	Read/	luitial value		
CAN0	CAN1	Register name	Symbol	write	Initial value		
003А76н	003В76н	DLC register 11	DLCR11	(R/W)	XXXXXXXX		
003А77н	003В77н	DLC register 11	DLCKII	(K/VV)			
003А78н	003В78н	DLC register 12	DLCR12	(R/W)	XXXXXXXX		
003А79н	003В79н	DLC register 12	DLCKIZ	(K/VV)			
003А7Ан	003В7Ан	DI C register 12	DLCR13	(D/M)	XXXXXXXX		
003А7Вн	003В7Вн	DLC register 13	DLCKIS	(R/W)			
003А7Сн	003В7Сн	DLC register 14	DLCR14	(R/W)	XXXXXXXX		
003А7Дн	003В7Dн	DLC register 14	DLCK14	(K/VV)			
003А7Ен	003В7Ен	DI C register 15	DI CD15	(D/M)	XXXXXXXX		
003А7Гн	003В7Гн	DLC register 15	DLCR15	(R/W)			
003А80н	003В80н						
to 003A87н	to 003В87н	Data register 0 (8 bytes)	DTR0	(R/W)	XXXXXXXX to XXXXXXXX		
003А88н	003В88н			(= 5.0			
to 003A8Fн	to 003B8Fн	Data register 1 (8 bytes)	DTR1	(R/W)	XXXXXXXX to XXXXXXXX		
003А90н	003В90н			(= 5.0)			
to 003A87н	to 003В97н	Data register 2 (8 bytes)	DTR2	(R/W)	XXXXXXXX to XXXXXXXX		
003А98н	003В98н						
to 003А9Fн	to 003В9Fн	Data register 3 (8 bytes)	DTR3	(R/W)	XXXXXXXX to XXXXXXXX		
003AA0н to	003BA0н to	Data register 4 (8 bytes)	DTR4	(R/W)	XXXXXXXX to XXXXXXXX		
003АА7н	003ВА7н			,			
003АА8н	003ВА8н			(= 5.0			
to 003AAF _H	to 003BAF _H	Data register 5 (8 bytes)	DTR5	(R/W)	XXXXXXXX to XXXXXXXX		
003АВ0н	003ВВ0н						
to 003AB7н	to 003ВВ7н	Data register 6 (8 bytes)	DTR6	(R/W)	XXXXXXXX to XXXXXXXX		
003АВ8н	003ВВ8н						
to 003ABF _H	to 003BBF _H	Data register 7 (8 bytes)	DTR7	(R/W)	XXXXXXXX to XXXXXXXX		
003АС0н	003ВС0н			(_			
to 003АС7н	to 003ВС7н	Data register 8 (8 bytes)	DTR8	(R/W)	XXXXXXXX to XXXXXXXX		
003АС8н	003ВС8н			,			
to 003ACF _H	to 003BCF _H	Data register 9 (8 bytes)	DTR9	(R/W)	XXXXXXXX to XXXXXXXX		

Add	ress	Pogistor namo	Symbol	Read/	Initial value
CAN0	CAN1	Register name	Symbol	write	illitiai value
003AD0н to 003AD7н	to	Data register 10 (8 bytes)	DTR10	(R/W)	XXXXXXXX to XXXXXXXX
003AD8н to 003ADFн	to	Data register 11 (8 bytes)	DTR11	(R/W)	XXXXXXXX to XXXXXXXX
003AE0н to 003AE7н	to	Data register 12 (8 bytes)	DTR12	(R/W)	XXXXXXXX to XXXXXXXX
003AE8н to 003AEFн	to	Data register 13 (8 bytes)	DTR13	(R/W)	XXXXXXXX to XXXXXXXX
003AF0н to 003AF7н	003BF0н to 003BF7н	Data register 14 (8 bytes)	DTR14	(R/W)	XXXXXXXX to XXXXXXXX
003AF8н to 003AFFн	003BF8н to 003BFFн	Data register 15 (8 bytes)	DTR15	(R/W)	XXXXXXXX to XXXXXXXX

■ INTERRUPT SOURCES, INTERRUPT VECTORS, AND INTERRUPT CONTROL REGISTERS

Interrupt course	El ² OS	Int	errup	t vector	Interrupt	Priority	
Interrupt source	compatible	Nur	nber	Address	ICR	Address	*2
Reset	×	#08	08н	FFFFDC _H	_	_	High
INT9 instruction	×	#09	09н	FFFFD8 _H		_	A
Exception processing	×	#10	0Ан	FFFFD4 _H	_	_	†
CAN0 RX	×	#11	0Вн	FFFFD0 _H	ICDOO	000000 *1	†
CAN0 TX/NS	×	#12	0Сн	FFFFCC _H	ICR00	0000В0н*1	
CAN1 RX	×	#13	0Дн	FFFFC8 _H	ICR01	0000В1н*1	
CAN1 TX/NS	×	#14	0Ен	FFFFC4 _H	ICKUI	0000D1H	
Input capture 0	Δ	#15	0Гн	FFFFC0 _H	ICR02	0000B2н *1	
DTP/external interrupt - ch 0 detected	Δ	#16	10н	FFFFBC⊢	ICRUZ	0000DZH ·	
Reload timer 0	Δ	#17	11н	FFFFB8 _H	ICR03	0000B3н *1	
DTP/external interrupt - ch 1 detected	Δ	#18	12н	FFFFB4 _H	ICRUS	UUUUDSH '	
Input capture 1	Δ	#19	13н	FFFFB0 _H	ICR04	0000В4н *1	
DTP/external interrupt - ch 2 detected	Δ	#20	14н	FFFFACH	ICR04	0000 04 H	
Input capture 2	Δ	#21	15н	FFFFA8 _H	ICR05	0000B5н *1	
DTP/external interrupt - ch 3 detected	Δ	#22	16н	FFFFA4 _H	ICRUS	ООООВЭН .	
Input capture 3	Δ	#23	17н	FFFFA0 _H	ICR06	0000В6н *1	
DTP/external interrupt - ch 4/5 detected	Δ	#24	18н	FFFF9C _H	ICRU6	000000н	
PPG timer 0	Δ	#25	19н	FFFF98⊦	ICR07	0000В7н*1	
DTP/external interrupt - ch 6/7 detected	Δ	#26	1Ан	FFFF94 _H	ICKUI	0000B7H	
PPG timer 1	Δ	#27	1Вн	FFFF90 _H	ICR08	0000B8н *1	
Reload timer 1	Δ	#28	1Сн	FFFF8C _H	ICKUO	ООООВОН .	
PPG timer 2	0	#29	1Dн	FFFF88 _H	ICR09	0000В9н *1	
Real time clock timer	×	#30	1Ен	FFFF84 _H	ICRUS	ООООБЭН .	
Free-run timer over flow	×	#31	1Fн	FFFF80 _H	ICR10	0000ВАн *1	
A/D converter conversion end	0	#32	20н	FFFF7C _H	ICKIU	UUUUDAH	
Free-run timer clear	×	#33	21н	FFFF78 _H	ICR11	0000BBн *1	
Sound generator	×	#34	22н	FFFF74 _H	ICKII	ООООВЫ	
Time base timer	×	#35	23н	FFFF70 _H	ICR12	0000BCн*1	
Clock timer (sub clock)	×	#36	24н	FFFF6C _H	101/12	OUUDCH .	
UART 1 RX	0	#37	25н	FFFF68 _H	ICR13	0000BDн*1	
UART 1 TX	Δ	#38	26н	FFFF64 _H		OUODDH .	
UART 0 RX	0	#39	27н	FFFF60 _H	ICR14	0000ВЕн *1	
UART 0 TX	Δ	#40	28н	FFFF5C _H	101/14	OOODEH .	
Flash memory status	×	#41	29н	FFFF58 _H	ICR15	0000BFн*1	♦
Delayed interrupt generator module	×	#42	2Ан	FFFF54 _H	ICK 13	UUUUDFH '	Low

- : Compatible, with El²OS stop function
- : Compatible
- $\triangle\,$: Compatible when interrupt sources sharing ICR are not in use
- × : Not compatible
- *1 : Peripheral functions sharing the ICR register have the same interrupt level.
 - If peripheral functions sharing the ICR register are using expanded intelligent I/O services, one or the other cannot be used.
 - When peripheral functions are sharing the ICR register and one specifies expanded intelligent I/O services, the interrupt from the other function cannot be used.
- *2: Priority applies when interrupts of the same level are generated.

■ PERIPHERAL FUNCTIONS

1. I/O Ports

The I/O ports function is to send data from the CPU to be output from I/O pins and load input signals at the I/O pins into the CPU, according to the port data register (PDR). Port input/output at I/O pins can be controlled in bit units by the port direction register (DDR) as required. The following list shows each of the functions as well as the shared peripheral function for each port.

- Port 0 : General purpose I/O port, shared with peripheral functions (external interrupt/UART/PPG)
- Port 1 : General purpose I/O port, shared with peripheral functions (PPG/reload timer/clock timer/ICU)
- Port 3 : General purpose I/O port, shared with peripheral functions (LCD)
- Port 4: General purpose I/O port, shared with peripheral functions (LCD)
- Port 5: General purpose I/O port, shared with peripheral functions (External interrupt/CAN/SG)
- Port 6: General purpose I/O port, shared with peripheral functions (A/D converter)
- Port 7: General purpose I/O port, shared with peripheral functions (Stepping motor controller)
- Port 8: General purpose I/O port, shared with peripheral functions (Stepping motor controller)
- Port 9: General purpose I/O port, shared with peripheral functions (LCD)

(1) List of Functions


Port	Pin name	Input format	Output format	Function	bit15	bit14	bit13	bit12
	Dog/Olbig/INIT4			General purpose I/O port		_	_	_
Port 0	P00/SIN0/INT4 to P07/PPG1			Peripheral function				
				r enpheral function				
	D40/DD00 +-			General purpose I/O port			P15	P14
Port 1	P10/PPG2 to P15/IN0			Peripheral function	_		IN0	IN1
		01400	General nurnose I/O nor	r enpheral function				
Port 3	P36/SEG12 to	CMOS (hysteresis)		General purpose I/O port	P37	P36	_	
Foits	P37/SEG13	(, 5.5. 55.5)		Peripheral function	SEG13	SEG12	_	
Port 4	P40/SEG14 to		CMOS	General purpose I/O port	_			
1 0114	P47/SEG21			Peripheral function	_			
	D=0 //N /=0 /			General purpose I/O port	P57	P56	P55	P54
Port 5	P50/INT0 to P57/SGA			Peripheral function	SGA	SGO	RX0	TX0
				T empheral function		FRCK		
	P60/AN0 to	Analog		General purpose I/O port		_	_	
Port 6	P67/AN7	CMOS (hysteresis)		Peripheral function				
Port 7	P70/PWM1P0to			General purpose I/O port	P77	P76	P75	P74
F OIL 7	P77/PWM2M1			Peripheral function	PWM2M1	PWM2P1	PWM1M1	PWM1P1
Port 8	P80/PWM1P2to	CMOS		General purpose I/O port				
FOILO	P87/PWM2M3	(hysteresis)		Peripheral function	_			
Port 9	P90/SEG22 to			General purpose I/O port		_	_	
1 011 9	P91/SEG23			Peripheral function	_	_	_	


(Continued)

Port	bit11	bit10	bit9	bit8	bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
	_	_		_	P07	P06	P05	P04	P03	P02	P01	P00
Port 0	_	_	_	_	PPG1	PPG0	SCK1	SOT1	SIN1	SCK0	SOT0	SIN0
	_	_	_	_	TIN1	TOT1			INT7	INT6	INT5	INT4
	P13	P12	P11	P10						_		
Port 1	IN2	IN3	WOT	PPG2			_			_		
	_	TIN0	TOT0	_		_			_	_		
Port 3							_					
FUILS												
Port 4	_	_	_		P47	P46	P45	P44	P43	P42	P41	P40
7 011 4	_		_	_	SEG21	SEG20	SEG19	SEG18	SEG17	SEG16	SEG15	SEG14
	P53	P52	P51	P50								
Port 5	INT3	INT2	INT1	INT0		_			_	_		
		TX1	RX1				_					
Port 6					P67	P66	P65	P64	P63	P62	P61	P60
lionto	_	_	_		AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0
Port 7	P73	P72	P71	P70			_					
1 OIL 7	PWM2M0	PWM2P0	PWM1M0	PWM1P0								
Port 8		_	_		P87	P86	P85	P84	P83	P82	P81	P80
FOILO	_		_	_	PWM2M3	PWM2P3	PWM1M3	PWM1P3	PWM2M2	PWM2P2	PWM1M2	PWM1P2
Port 9			P91	P90								
T OIL 9	_	_	SEG23	SEG22								_

Note: Port 6 also functions as an analog input pin. When using this port as a general purpose port, always write "0" to the corresponding analog input enable register (ADER) bit. The ADER bit is initialized to "1" at reset.

(2) Block Diagrams





2. Watchdog Timer/Time Base Timer/Clock Timer

The watchdog timer, timer base timer, and clock timer have the following circuit configuration.

· Watchdog timer : Watchdog counter, control register, watchdog reset circuit

Time base timer: 18-bit timer, interval interrupt control circuit
Clock timer: 15-bit timer, interval interrupt control circuit

(1) Watchdog timer function

The watchdog timer is composed of a 2-bit watchdog counter that uses the carry signal from the 18-bit time base timer or 15-bit clock timer as a clock source, plus a control register and watchdog reset control circuit.


After startup, this function will reset the CPU if not cleared within a given time.

(2) Time base timer function

The time base timer is an 18-bit free-run counter (time base counter) synchronized with the internal count clock (base oscillator divided by 2), with an interval timer function providing a selection of four interval times. Other functions include a timer output for an oscillator stabilization wait time and clock feed to the watchdog timer or other operating clocks. Note that the time base timer uses the main clock regardless of the setting of the MCS bit or SCS bit in the CKSCR register.

(3) Clock timer function

The clock timer provides functions including a clock source for the watchdog timer, a sub clock base oscillator stabilization wait timer, and an interval timer to generate an interrupt at fixed intervals. Note that the clock timer uses the sub clock regardless of the setting of the MCS bit or SCS bit in the CKSCR register.



3. Input Capture

This circuit is composed of a 16-bit free-run timer and four 16-bit input capture circuits.

(1) Input capture (\times 4)


The input capture circuits consist of four independent external input pins and corresponding capture registers and control registers. When the specified edge of the external signal input (at the input pin) is detected, the value of the 16-bit free-run timer is saved in the capture register, and at the same time an interrupt can also be generated.

- The valid edge (rising edge, falling edge, both edges) of the external signal can be selected.
- The four input capture circuits can operate independently.
- The interrupt can be generated from the valid edge of the external input signal.

(2) 16-bit free-run timer (\times 1)

The 16-bit free-run timer is composed of a 16-bit up-counter, control register, 16-bit compare register, and prescaler. The output values from this counter are used as the base time for the input capture circuits.

- The counter clock operation can be selected from 8 options. The eight internal clock settings are φ, φ/2, φ/4, φ/8, φ/16, φ/32, φ/64, φ/128 where φ represents the machine clock cycle.
- Interrupts can be generated from overflow events, or from compare match events with the compare register. (Compare match operation requires a mode setting.)
- The counter value can be initialized to "0000н" by a reset, soft clear, or a compare match with the compare register.



4. 16-bit Reload Timer

The 16-bit reload timer can either count down in synchronization with three types of internal clock signals in internal clock mode, or count down at the detection of the designated edge of an external signal. The user may select either function. This timer defines a transition from $0000_{\rm H}$ to FFFF_H as an underflow event. Thus an underflow occurs when counting from the value [Reload register setting + 1].

A selection of two counter operating modes are available. In reload mode, the counter is reset to the count value and continues counting after an underflow, and in one-shot mode the count stops after an underflow. The counter can generate an interrupt when an underflow occurs, and is compatible with the expanded intelligent I/O services (EI²OS).

(1) 16-bit Reload timer operating modes

Clock mode	Counter mode	16-bit reload timer operation		
	Reload mode	Soft trigger operation		
Internal clock mode	One-shot mode	External trigger operation External gate input operation		
Event count mode	Reload mode	Soft trigger operation		
(external clock mode)	One-shot mode	Soft trigger operation		

(2) Internal clock mode

One of three input clocks is selected as the count clock, and can be used in one of the following operations.

- Soft trigger operation
 - When "1" is written to the TRG bit in the timer control status register (TMCSR0/1), the count operation starts. Trigger input at the TRG bit is normally valid with an external trigger input, as well as an external gate input.
- External trigger operation
 - Count operation starts when a selected edge (rising, falling, both edges) is input at the TIN0/1 pin.
- External gate input operation
 - Counting continues as long as the selected signal level ("L" or "H") is input at the TINO/1 pin.

(3) Event count mode (External clock mode)

In this mode a down count event occurs when a selected valid edge (rising, falling, both edges) is input at the TINO/1 pin. This function can also be used as an interval timer when an external clock with a fixed period is used.

(4) Counter operation

Reload mode

In down count operation, when an underflow event (transition from "0000H" to "FFFFH") occurs, the set count value is reloaded and count operation continues. The function can be used as an interval timer by generating an interrupt request at each underflow event. Also, a toggle waveform that inverts at each underflow can be output from the TOT0/1 pin.


Counter clock	Counter clock period	Interval time		
	2¹/φ (0.125 μs)	0.125 μs to 8.192 ms		
Internal clock	2³/φ (0.5 μs)	0.5 μs to 32.768 ms		
	25/φ (2.0 μs)	2.0 μs to 131.1 ms		
External clock	2³/φ or greater (0.5 μs)	0.5 μs or greater		

φ: Machine clock cycle. Figures in () are values at machine clock frequency 16 MHz.

(5) One-shot mode

In down count operation, the count stops when an underflow event (transition from "0000H" to "FFFFH") occurs. This function can generate an interrupt at each underflow. While the counter is operating, a rectangular wave form indicating that the count is in progress can be output form the TOT0 and TOT1 pins.


(6) Block diagram



5. Real Time Clock Timer

The real time clock timer is composed of a real time clock timer control register, sub second data register, second/minute/hour data registers, 1/2 clock divider, 21-bit prescaler and second/minute/hour counters. Because the MCU oscillation frequency operates on a given real time clock timer operation, a 4 MHz frequency is assumed. The real time clock timer operates as a real world timer and provides real world time information.

• Block diagram



6. PPG Timer

The PPG timer consists of a prescaler, one 16-bit down-counter, 16-bit data register with buffer for period setting, and 16-bit compare register with buffer for duty setting, plus pin control circuits.

The timer can output pulses synchronized with an externally input soft trigger. The period and duty of the output pulse can be adjusted by rewriting the values in the two 16-bit registers.

(1) PWM function

Programmable to output a pulse, synchronized with a trigger.

Can also be used as a D/A converter with an external circuit.

(2) One-shot function

Detects the edge of a trigger input, and outputs a single pulse.

(3) Pin control


- Set to "1" at a duty match (priority) .
- Reset to "0" at a counter borrow event
- Has a fixed output mode to output a simple all "L" (or "H") signal.
- · Polarity can be specified

(4) 16-bit down counter

- Select from four types of counter operation clocks. Four internal clocks (φ, φ/4, φ/16, φ/64)
 φ: Machine clock cycles.
- The counter value can be initialized to "FFFFH" at a reset or counter borrow event.

(5) Interrupt requests


- Timer startup
- Counter borrow event (period match)
- · Duty match event
- Counter borrow event (period match) or duty match event
- (6) Multiple channels can be set to start up at an external trigger, or to restart during operation.



7. Delayed Interrupt Generator Module

The delayed interrupt generator module is a module that generates interrupts for task switching. This module makes it possible to use software to generate/cancel interrupt requests to the F²MC-16LX CPU.

• Block diagram



8. DTP/External Interrupt Circuit

The DTP (Data transfer peripheral) /external interrupt circuit is located between an externally connected peripheral device and the F²MC-16LX CPU and sends interrupt requests or data transfer requests generated from the peripheral device to the CPU, thereby generating external interrupt requests or starting the expanded intelligent I/O services (EI²OS).


(1) DTP/external interrupt function

The DTP/external interrupt function uses a signal input from the DTP/external interrupt pin as a startup source. And it is accepted by the CPU by the same procedure as a normal hardware interrupt, and can generate an external interrupt or start the expanded intelligent I/O service (EI²OS) .

When the interrupt is accepted by the CPU, if the corresponding expanded intelligent I/O service (El²OS) is prohibited the interrupt operates as an external interrupt function and branches to an interrupt routine. If the El²OS is permitted the interrupt functions as a DTP function, using El²OS for automatic data transfer, then branching to an interrupt routine after the completion of the specified number of data transfers.

	External interrupt	DTP function			
Input pins	8 pins (P50/INT0 to P53/INT3, P00/INT4	to P03 INT7)			
Interrupt courses	Request level setting register (ELVR) sets the detection level, or selected edge for each pin				
Interrupt sources	"H" level/ "L" level/ rising edge/falling edge input	"H" level/ "L" level input			
Interrupt numbers	#16 (10 _H) , #18 (12 _H) , #20 (14 _H) , #22 (16 _H) , #24 (18 _H) , #26 (1A _H)				
Interrupt control	DTP/interrupt enable register (ENIR) perr	mits/prohibits interrupt request output			
Interrupt flags	DTP/interrupt enable register (EIRR) stor	es interrupt sources			
Process selection	When El ² OS prohibited (ICR : ISE = 0) When El ² OS is enabled (ICR : ISE = 1				
Processing	Branch to external interrupt processing routine	El ² OS performs automatic data transfer then after a specified number of cycles, branches to an interrupt routine			

ICR: Interrupt control register



9. 8/10-bit A/D Converter

The 8/10-bit A/D converter has functions for using RC sequential comparator conversion format to convert analog input voltage into 10-bit or 8-bit digital values. The input signal is selected from 8-channel analog input pins, and the conversion start can be selected from three types: by software, 16-bit reload timer 1 or a trigger input from an external signal pin.


(1) 8/10-bit A/D converter functions

The A/D converter takes analog voltage signals (input voltage) input at analog input pins, and converts these to digital values, providing the following features.

- \bullet Minimum conversion time is 6.13 μs (at machine clock frequency of 16 MHz, including sampling time) .
- Minimum sampling time is 3.75 μs (at machine clock 16 MHz)
- The conversion method is an RC sequential conversion in comparison with a sample hold circuit.
- Either 10-bit or 8-bit resolution can be selected.
- The analog input pin can select from 8 channels by a program setting.
- At completion of A/D conversion, an interrupt request can be generated, or El²OS can be started.
- Because the conversion data protection function operates in an interrupt enabled state, no data is lost even in continuous conversion.
- The conversion start source may be selected from : software, 16-bit reload timer 1 (rising edge) , or external trigger input (falling edge) .

Three conversion modes are available

Conversion mode	Single conversion operation	Scan conversion operation
Single conversion mode	Converts the specified channel (1 channel only) one time, then stops.	Converts multiple consecutive channels (up to 8 channels may be specified) one time, then stops.
Continuous conversion mode	Converts the specified channel (1 channel only) repeatedly.	Converts multiple consecutive channels (up to 8 channels may be specified) repeatedly.
Stop conversion mode	Converts the specified channel (1 channel only) one time, then pauses, waits until the next start is applied.	Converts multiple consecutive channels (up to 8 channels may be specified), however pauses after conversion of each channel, waits until the next start is applied.



10. UART

The UART is a general purpose serial data communication interface for synchronous communication, or asynchronous (start-stop synchronized) communication with external devices. Functions include normal bi-directional functions, as well as master/slave type communication functions (multi-processor mode: master side only supported).

(1) UART Functions

The UART is a general purpose serial data communication interface for sending and receiving of serial data with other CPU's or peripheral devices, and provides the following functions.

	Functions
Data buffer	Full duplex double buffer
Transfer modes	Clock synchronous (no start/stop bits)Clock asynchronous (start-stop synchronized)
Baud rate	 Exclusive baud rate generator provides a selection of 8 rates External clock input enabled Internal clock (can use internal clock feed from 16-bit reload timer)
Data length	7-bit (asynchronous normal mode only)8-bit
Signal type	NRZ (Non return to zero)
Receiving error detection	 Framing errors Overrun errors Parity errors (not enabled in multiprocessor mode)
Interrupt request	 Receiving interrupt (receiving completed, receiving error detection) Sending interrupt (sending completed) Sending/receiving both compatible with expanded intelligent I/O services (EI²OS)
Master/slave type communication function (multi-processor mode)	1 (master) -to-n (slave) communication enabled (only master side supported) .


Note: The UART in clock synchronous transfer does not add start bits or stop bits, but transfers data only.

Operating mode		Data length		Synchronization	Stop bit length	
		No parity	Parity	Synchronization	Stop bit leligtii	
0	Normal mode	7-bit or 8-bit		Asynchronous	1-bit or 2-bit *2	
1	Multi-processor mode	8 + 1 *1	_	Asynchronous	1-bit 01 2-bit -	
2	Normal mode	8 —		Synchronous	None	

^{—:} Setting not available

^{*1: &}quot;+" indicates an address/data selection bit (A/D) for communication control.

^{*2:} In receiving only one stop bit is detected.




11. CAN Controller

The CAN controller is a self-contained module within a 16-bit microcomputer (F²MC-16LX). The CAN (controller area network) controller is the standard protocol for serial transmissions among automotive controllers and is widely used in the industry.

(1) CAN controller features

The CAN controller has the following features.

- Conforms to CAN specifications version 2.0 A and B.
 Supports sending and receiving in standard frame and expanded frame format.
- Supports data frame sending by means of remote frame receiving.
- 16 sending/receiving message buffers 29-bit ID and 8-byte data
 - Multi-level message buffer configuration
- Supports full bit compare, full bit mask as well as partial bet mask filtering.
 Provides two receiving mask registers for either standard frame or expanded frame format.
- Bit speed programmable from 10 KB/s to 1 MB/s (at machine clock 16 MHz)
- CAN WAKE UP function
- The MB90420G (A) series has a two-channel built-in CAN controller. The MB90425G (A) series has a 1-channel built-in CAN controller.



12. LCD Controller/Driver

The LCD controller/driver has a built-in 16×8 -bit display data memory, and controls the LCD display by means of four common outputs and 24 segment outputs. A selection of three duty outputs are available. This block can drive an LCD (liquid crystal display) panel directly.

(1) LCD controller/driver functions

The LCD controller/driver provides functions for directly displaying the contents of display data memory (display RAM) on the LCD panel by means of segment output and common output.


- LCD drive voltage divider resistance is built-in. External divider resistance can also be connected.
- Up to 4 common outputs (COM0 to COM3) and 24 segment outputs (SEG0 to SEG23) can be used.
- 16-byte display data memory (display RAM) is built-in.
- The duty can be selected at 1/2, 1/3, 1/4 (limited by bias setting) .
- Drives the LCD directly.

Bias	1/2 duty	1/3 duty	1/4 duty	
1/2 bias	0	×	×	
1/3 bias	×	0	0	

: Recommended mode

× : Use prohibited

Note: When the SEG12 to SEG23 pins have been selected as general purpose ports by the LCRH setting, they cannot be used for segment output.



13. Low voltage/Program Looping Detection Reset Circuit

The Low voltage detection reset circuit is a function that monitors power supply voltage in order to detect when a voltage drops below a given voltage level. When a low voltage condition is detected, an internal reset signal is generated.

The Program Looping detection reset circuit is a count clock with a 20-bit counter that generates an internal reset signal if not cleared within a given time after startup.

(1) Low voltage detection reset circuit

Detection voltage
$4.0 \text{ V} \pm 0.3 \text{ V}$

When a low voltage condition is detected, the low voltage detection flag (LVRC : LVRF) is set to "1" and an internal reset signal is output.

Because the low voltage detection circuit continues to operate even in stop mode, detection of a low voltage condition generates an internal reset and releases stop mode.

During an internal RAM write cycle, an internal reset is generated after the completion of writing. During the output of this internal reset, the reset output from the low voltage detection circuit is suppressed.

(2) Program Looping detection reset circuit

The Program Looping detection reset circuit is a counter that prevents program looping. The counter starts automatically after a power-on reset, and must be continually cleared within a given time. If the given time interval elapses and the counter has not been cleared, a cause such as infinite program looping is assumed and an internal reset signal is generated. The internal reset generated form the Program Looping detection circuit has a width of 5 machine cycles.

Interval duration	Number of oscillation clock cycles		
Approx. 262 ms *	2 ²⁰ cycles		


^{*:} This value assumes an oscillation clock speed of 4 MHz.

During recovery from standby mode the detection period is the maximum interval plus 20 µs.

This circuit does not operate in modes where CPU operation is stopped.

The Program Looping detection reset circuit counter is cleared under any of the following conditions.

- 1. Writing "0" to the LVRC register CL bit
- 2. Internal reset
- 3. Main oscillation clock stop
- 4. Transition to sleep mode
- 5. Transition to time base timer mode or clock mode
- 6. Start of hold




14. Stepping Motor Controller

The stepping motor controller is composed of two PWM pulse generators, four motor drivers and selector logic circuits.

The four motor drivers have a high output drive capacity and can be directly connected to the four ends of two motor coils. They are designed to operate together with the PWM pulse generators and selector logic circuits to control motor rotation. A synchronization mechanism assures synchronization of the two PWM pulse generators.

· Block diagram



15. Sound Generator

The sound generator is composed of a sound control register, frequency data register, amplitude data register, decrement grade register, tone count register, PWM pulse generator, frequency counter, decrement counter, and tone pulse counter.


• Block diagram Clock input Prescaler Frequency 8-bit PWM Toggle CO counter CI pulse generator flip-flop ΕN CO D **PWM** ΕN ΕN S1 S0 Reload Reload 1/d Frequency data Amplitude data register register DEC DEC Decrement CI counter CO ΕN SGA OE1 Decrement grade register Blend SGO OE2 Tone pulse TONE OE2 counter CI CO ΕN INTE INT ST Tone count register IRQ

16. Address Match Detect Function

If the address setting is the same as the ROM correction address register, an INT9 instruction is executed. The ROM correction function can be implemented by processing the INT9 interrupt service routine.

Two address registers are used, each with its own compare enable bit. When there is a match between the address register and program counter, and the compare enable bit is set to "1", the INT9 instruction is forcibly executed by the CPU.


• Block diagram



17. ROM Mirror Function Select Module

The ROM mirror function select module uses a select register setting to enable the contents of ROM allocated to the FF bank to be viewed in the 00 bank.

• Block diagram



■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(Vss = AVss = DVss = 0 V)

Doromotor	Cumbal	Rat	ing	Unit	Remarks	
Parameter	Symbol	Min.	Max.	Unit	Remarks	
	Vcc	Vss - 0.3	Vss + 6.0	V		
Dower aupply voltage	AVcc	Vss - 0.3	Vss + 6.0	V	AVcc = Vcc*1	
Power supply voltage	Vavrh	Vss - 0.3	Vss + 6.0	V	AVcc ≥ Vavrh	
	DVcc	Vss - 0.3	Vss + 6.0	V	DVcc = Vcc*1	
Input voltage	Vı	Vss - 0.3	Vcc + 0.3	V		
Output voltage	Vo	Vss - 0.3	Vcc + 0.3	V		
Clamp current	I CLAMP	-2.0	2.0	mA		
"L"level maximum	lo _{L1}	_	15	mA	Other than P70-P77, P80-P87	
output current*2	lo _{L2}	_	40	mA	P70-77, P80-87	
"L"level average output	lolav1	_	4	mA	Other than P70-P77, P80-P87	
current*3	lolav2	_	30	mA	P70-77, P80-87	
"L"level maximum	Σlol1	_	100	mA	Other than P70-P77, P80-P87	
total output current	Σlol2	_	330	mA	P70-77, P80-87	
"L"level average total	Σ I OLAV1	_	50	mA	Other than P70-P77, P80-P87	
output current	Σlolav2	_	250	mA	P70-77, P80-87	
"H"level maximum	І он1*2	_	-15	mA	Other than P70-P77, P80-P87	
output current	I _{OH2} *2	_	-40	mA	P70-77, P80-87	
"H"level average	IOHAV1*3	_	-4	mA	Other than P70-P77, P80-P87	
output current	IOHAV2*3	_	-30	mA	P70-77, P80-87	
"H"level maximum	ΣІон1	_	-100	mA	Other than P70-P77, P80-P87	
total output current	Σlo _{H2}	_	-330	mA	P70-77, P80-87	
"H"level average total	Σ Ι ΟΗΑV1*4	_	-50	mA	Other than P70-P77, P80-P87	
output current	Σ Ι ΟΗΑV2*4	_	-250	mA	P70-77, P80-87	
Power consumption	Po	_	500	mW		
Operating temperature	TA	-40	+105	°C		
Storage temperature	Tstg	-55	+150	°C		

^{*1 :} Care must be taken to ensure that AVcc and DVcc do not exceed Vcc at power-on etc.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

^{*2 :} Maximum output current is defined as the peak value of the current of any one of the corresponding pins.

^{*3 :} Average output current is defined as the value of the average current flowing over 100 ms at any one of the corresponding pins. The "average value" can be calculated from the formula of "operating current" times "operating factor".


^{*4 :} Average total output current is defined as the value of the average current flowing over 100 ms at all of the corresponding pins. The "average value" can be calculated from the formula of "operating current" times "operating factor".

2. Recommended Operating Conditions

(Vss = DVss = AVss = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks	
rarameter	Syllibol	Min.	Max.	Oilit	Kelliaiks	
	Vcc	4.5	5.5	V	In normal operation: (MB90F428G/F428GA, MB90428G/428GA, MB90427G/427GA)	
Power supply voltage	AVcc DVcc	3.0	5.5	V	Holding stop operation status (MB90F428G, MB90428G, MB90427G)	
		4.5	5.5	V	Holding stop operation status (MB90F428GA, MB90428GA, MB90427GA)	
Smoothing capacitor*	Cs	0.1	1.0	μF	Use a ceramic capacitor or other capacitor of equivalent frequency characteristics. A smoothing capacitor on the Vcc pin should have a capacitance greater than Cs.	
Operating temperature	Та	-40	+105	°C		

^{*:} For smoothing capacitor Cs connections, see the illustration below.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

3. DC Characteristics

(Vcc = 5.0 V \pm 10%, Vss = DVss = AVss = 0.0 V, TA = -40 °C to +105 °C)

Parameter	Cumbal	Pin	Conditions		Value		Unit	Remarks
rarameter	Symbol	name	Conditions	Min.	Тур.	Max.	Offic	Kemarks
"H"level	Vihs	_			_	Vcc + 0.3	V	CMOS hysteresis input pin*1
linput voitage	Vінм		_	Vcc - 0.3		Vcc + 0.3	V	MD pin*2
"L"level input voltage	VILS	_	_	Vss - 0.3		0.6 Vcc	٧	CMOS hysteresis input pin*1
linput voltage	VILM	_	_	Vss - 0.3	_	Vss + 0.3	V	MD pin*2
			Operating frequency	_	45	72	mA	MB90F428G/GA MB90F423G/GA
	Icc	Icc	FCP = 16 MHz, normal operation	_	38	61	mA	MB90428G/GA MB90427G/GA MB90423G/GA
			Operating frequency FCP = 16 MHz, sleep mode	_	15	24	mA	MB90F428G/GA MB90F423G/GA
Power supply current*3	Iccs			_	13	21	mA	MB90428G/GA, MB90427G/GA MB90423G/GA
	Істѕ	Vcc	Operating frequency Fcp = 2 MHz, time base timer mode	_	0.75	1.0	mA	
	Iccl		Operating frequency F _{CP} = 8 kHz, T _A = 25 °C, subclock operation	_	0.35	0.7	mA	
	Iccls		Operating frequency F _{CP} = 8 kHz, T _A = 25 °C, sub sleep operation	_	40	100	μΑ	
	Ісст		Operating frequency F _{CP} = 8 kHz, T _A = 25 °C, clock mode	_	40	100	μΑ	

^{*1 :} All input pins except X0, X0A, MD0, MD1, MD2 pins.

(Continued)

^{*2:} MD0, MD1, MD2 pins.

^{*3 :} Current values are provisional, and may be changed without prior notice for purposes of characteristic improve ment, etc. Supply current values assume external clock feed from the 1 pin and X1A pin. Users must be aware that supply current levels differ depending on whether an external clock or oscillator is useed.

(Continued)

 $(Vcc = 5.0 V \pm 10\%, Vss = DVss = AVss = 0.0 V, T_A = -40 °C to +105 °C)$

Devementer	Sym	Din nama	(VCC = 0.0 V±10 ///, VSS		Value			,
Parameter	bol	Pin name	Conditions	Min.	Тур.	Max.	Unit	Remarks
Power supply	Іссн	Vcc	T _A = 25 °C,		5	20	μА	MB90F428G MB90F423G MB90428G MB90427G MB90423G
current *3	ICCH	VCC	stop mode		40	100	μΑ	MB90F428GA MB90F423GA MB90428GA MB90427GA MB90423GA
Input leakage current	lι∟	All input pins	Vcc = DVcc = AVcc = 5.5 V Vss < Vı < Vcc	- 5		5	μА	
Input capacitance 1	C _{IN1}	Other than Vcc, Vss, DVcc, DVss, Avcc, Avss, C, P70 to P77, P80 to P87	_	_	5	15	pF	
Input capacitance 2	C _{IN2}	P70 to P77, P80 to P87	_		15	45	pF	
Pull-up resistance	Rup	RST, MD0, MD1	_	25	50	100	kΩ	
Pull-down resistance	Roown	MD2	_	25	50	100	kΩ	
Output H voltage 1	Vон1	Other than P70 to P77, P80 to P87	Vcc = 4.5 V Іон = -4.0 mA	Vcc - 0.5		_	V	
Output H voltage 2	V _{OH2}	P70 to P77, P80 to P87	Vcc = 4.5 V Іон = -30.0 mA	Vcc - 0.5	_	_	٧	
Output L voltage 1	V _{OL1}	Other than P70 to P77, P80 to P87	Vcc = 4.5 V IoL = 4.0 mA	_	_	0.4	V	
Output L voltage 2	V _{OL2}	P70 to P77, P80 to P87	Vcc = 4.5 V IoL = 30.0 mA			0.5	V	

^{*3:} Current values are provisional, and may be changed without prior notice for purposes of characteristic improve ment, etc. Supply current values assume external clock feed from the 1 pin and X1A pin. Users must be aware that supply current levels differ depending on whether an external clock or oscillator is useed.

(Continued)

(Continued)

Parameter	Comple al	Pin name	Conditions		Value		Unit	Remarks
Parameter	Symbol	Pin name	Conditions	Min.	Тур.	Max.	Unit	Remarks
Large current output drive capacity variation 1	ΔVон2	PWM1Pn, PWM1Mn, PWM2Pn, PWM2Mn, n = 0 to 3	Vcc = 4.5 V Іон = 30.0 mA Vон2 maximum variation	0	_	90	mV	*4
Large current output drive capacity variation 2	ΔVol2	PWM1Pn, PWM1Mn, PWM2Pn, PWM2Mn, n = 0 to 3	Vcc = 4.5 V Іон = 30.0 mA Vol2 maximum variation	0	_	90	mV	*4
LCD divider resistance	RLCD	V0 to V1, V1 to V2, V2 to V3	_	50	100	200	kΩ	
COM0 to COM3 output imped- ance	Rvcом	COMn (n = 0 to 3)	_	_	_	2.5	kΩ	
SEG0 to SEG3 output imped- ance	Rvseg	SEGn (n = 00 to 23)	_	_	_	15	kΩ	
LCD leakage current	ILEDC	V0 to V3 COMm (m = 00 to 23) SEGn (n = 00 to 23)	_	-5.0	_	+5.0	kΩ	

^{*4 :} Defined as maximum variation in VoH2/VoL2 with all channel 0 PWM1P0/PWM1M0/PWM2P0/PWM2M0 simultaneously ON. Similarly for other channels.


4. AC Characteristics


(1) Clock timing

(Vcc = $5.0 \text{ V} \pm 10\%$, Vss = DVss = AVss = 0.0 V, TA = $-40 \text{ °C to } \pm 105 \text{ °C}$)

Parameter	Symbol	Pin name	Condi-		Value		Unit	Remarks
rarameter	Syllibol	Filitialile	tions	Min.	Тур.	Max.	Oilit	Remarks
Base oscillation	Fc	X0, X1		_	4	_	MHz	
clock frequency	FLC	X0A, X1A		_	32.768	_	kHz	
Base oscillation clock cycle time	t cyL	X0, X1		_	250	_	ns	
	t LCYL	X0A, X1A		_	30.5	_	μs	
Input clock pulse width	Pwh, Pwl	X0		10	_	_	ns	Use duty ratio of 40 to 60% as a guideline
Width	Pwlh, Pwll	X0A		_	15.2	_	μs	
Input clock rise, fall time	tcr, tcf	X0, X0A	_	_	_	5	ns	With external clock signal
Input operating clock frequency	Fcp	_		2	_	16	MHz	Using main clock, PLL clock
Clock frequency	FLCP	_		_	8.192	_	kHz	Using sub clock
Input operating clock cycle time	tcp	_		62.5	_	500	ns	Using main clock, PLL clock
clock cycle time	t LCP	_		_	122.1	_	μs	Using sub clock
Frequency variability ratio* (locked)	Δf	_		_	_	5	%	


*: The frequency variability ratio is the maximum proportion of variation from the set central frequency using a multiplier in locked operation.





• Range of warranted operation

Relation between internal operating clock frequency and supply voltage




The MB90F428GA, MB90F423GA, MB90428GA, MB90427GA, and MB90423GA enter reset mode at supply voltage below 4 V \pm 0.3 V.

Relation between oscillator clock frequency and internal operating clock frequency


realization seemater electron equations, and internal epistating electric equations,											
		Internal operating clock frequency									
		PLL clock									
	Main clock	Multiplier × 1	Multiplier × 2	Multiplier × 3	Multiplier × 4						
Oscillation clock frequency	4 MHz	2 MHz	_	8 MHz	12 MHz	16 MHz					

• Sample oscillator circuit

	Oscillator element manufacturer	Oscillator	Frequency	C1	C2	R
•	TBD	TBD	4 MHz	TBD	TBD	TBD




AC ratings are defined for the following measurement reference voltage values:



(2) Reset input

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0.0 V, TA = -40 °C to +105 °C)$


Parameter	Symbol	Pin name	Conditions -	Val	ue	Unit	Remarks
Parameter	Symbol Fin i	Fili lialile		Min.	Max.		I/Gillal KS
Reset input time	t rstl	RST	_	16 tcp	_	ns	



(3) Power-on reset, power on conditions

 $(Vss = 0.0 V, T_A = -40 °C to +105 °C)$

Parameter	Symbol	Pin	Conditions	Value		Unit	Remarks	
raiailletei	Syllibol	name	Conditions	Min.	Max.	Ollic	Kemarks	
Power supply rise time	t R			0.05	30	ms		
Power supply start voltage	Voff	Vcc		_	0.2	V		
Power supply attained voltage	Von	VCC		2.7	_	V		
Power supply cutoff time	toff			50		ms	For repeat operation	




(4) UARTO, UART1 timing

 $(Vcc = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C)$

Parameter	Symbol	Pin name	Conditions -	Va	lue	Unit	Remarks
Parameter	Symbol	Pili lialile	Conditions	Min.	Max.	Onit	Remarks
Serial clock cycle time	tscyc	SCK0, SCK1		8 tcp		ns	
SCK fall to SOT delay time	t sLov	tsLov SCK0, SCK1 SOT0, SOT1		-80	80	ns	Internal shift clock mode output pin C∟=
Valid SIN to SCK rise	t ıvsh	SCK0, SCK1		100	_	ns	80 pF + 1•TTL
SCK rise to valid SIN hold time	t sнıx	SIN0, SIN1		60		ns	
Serial clock "H" pulse width	t shsl	SCK0, SCK1		4 tcp	_	ns	
Serial clock "L" pulse width	t slsh	JONO, JON	,	4 tcp		ns	External shift
SCK fall to SOT delay time	t sLov	SCK0, SCK1 SOT0, SOT1	_		150	ns	clock mode output pin C∟=
Valid SIN to SCK rise	t ıvsh	SCK0, SCK1		60	_	ns	80 pF + 1•TTL
SCK rise to valid SIN hold time	t shix	SIN0, SIN1	,	60	_	ns	

Notes: • AC ratings are for CLK synchronous mode.


• C_L is load capacitance connected to pin during testing.



(5) Timer input timing

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C)$


Parameter	Symbol	Pin name Conditions Win. Max.	Conditions	Va	lue	Unit	Remarks
	Syllibol		Max.	Oilit	Kemarks		
Input pulse width	t тiwн t тiwL	TIN0, TIN1, IN0, IN1, IN2, IN3,	_	4 tcp	_	ns	



(6) Trigger input timing

 $(Vcc = 5.0 V\pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C)$


Parameter	Symbol	Pin name	Conditions	Val	ue	Unit	Remarks
Parameter	Syllibol	Fili liallie	Conditions	Min. Max.	Onne	Remarks	
Input pulse width	t trgl	IRQ0 to IRQ7	_	5 t cp	_	ns	



(7) Low voltage detection

(Vss = AVss = 0.0 V, $T_A = -40$ °C to +105 °C)

Parameter	Symbol	Pin name	Conditions		Value		Unit	Remarks	
i arameter	Syllibol			Min.	Тур.	Max.	Oill	Remarks	
Detection voltage	V _{DL}	Vcc		3.7	4.0	4.3	V	During voltage drop	
Hysteresis width	V _H ys	Vcc	_	0.1	_		V	During voltage rise	
Power supply voltage fluctuation ratio	dV/dt	Vcc		-0.1	_	0.02	V/μs		
Detection delay time	td	_		_		35	μs		



5. A/D Conversion Block

(1) Electrical Characteristics

 $(Vcc = AVcc = 5.0 V \pm 10\%, Vss = AVss = 0.0 V, T_A = -40 °C to +105 °C)$

Parameter	Symbol	Pin name		Value		Unit	Remarks
Farameter	Syllibol	Pili liaille	Min.	Тур.	Max.	Onit	Remarks
Resolution		_	_	_	10	bit	
Total error			_	_	±5.0	LSB	
Non-linear error			_	_	±2.5	LSB	
Differential linear error			_		±1.9	LSB	
Zero transition voltage	Vот	AN0 to AN7	AVss - 3.5 LSB	AVss + 0.5 LSB	AVss + 4.5 LSB	V	1 LSB = (AVRH – AVss)
Full scale transition voltage	V _{FST}	AN0 to AN7	AVRH - 6.5 LSB	AVRH - 1.5 LSB	AVRH + 1.5 LSB	V	/ 1024
Sampling time	t smp	_	2.000	_	_	μs	*1
Compare time	t CMP	_	4.125	_	_	μs	*2
A/D conversion time	tcnv		6.125			μs	*3
Analog port input current	lain	AN0 to AN7			10	μΑ	Vavss = Vain = Vavcc
Analog input current	Vain	AN0 to AN7	0	_	AVRH	V	
Reference voltage	AVR+	AVRH	3.0	_	AVcc	V	
Power supply current	lΑ	AVcc		2.3	6.0	mA	
Tower supply current	Іан	AVCC			5	μΑ	*4
Reference voltage feed	lR	AVRH	200	400	600	μΑ	Vavrh = 5.0 V
current	Irн	AVRH			5	μΑ	*4
Inter-channel variation	_	AN0 to AN7		_	4	LSB	

^{*1 :} At FcP = 16 MHz, $t_{SMP} = 32 \times t_{CP} = 2.000 (\mu s)$.

Notes: •The relative error increases as AVRH is reduced.


- •The output impedance (rs) on the external analog input circuit should be used as follows. External circuit output impedance $rs = 5 \text{ k}\Omega$ max.
- •If the output impedance on the external circuit is too great, the analog voltage sampling time may be insufficient.
- •If DC inhibitor capacitance is placed between the external circuit and input pin, then a capacitance value several thousand times the value of the chip internal sampling capacitance (CSH) should be selected in order to suppress the effects of voltage division with CSH.

^{*2 :} At Fcp = 16 MHz, $t_{CMP} = 66 \times t_{CP} = 4.125 \, (\mu s)$.

^{*3 :} Equivalent to conversion time per channel at $F_{CP} = 16$ MHz, and selection of $t_{SMP} = 32 \times t_{CP}$ and $t_{CMP} = 32 \times t_{CP}$

^{*4 :} Defined as supply current (when Vcc = AVcc = AVRH = 5.0 V) with A/D converter not operating, and CPU in stop mode.

· Analog input equivalent circuit



<Recommended and guide values for element parameters>

 $rs=5~k\Omega~or~less$


R_{SH} = approx. 3 k Ω

 $C_{SH} = approx. 25 pF$


Note: These element parameters are intended as guidelines for reference, and are not warranted for actual use.


(2) Definition of terms

- Resolution
 - Indicates the ability of the A/D converter to discriminate in analog conversion.
 - 10-bit resolution indicates that analog voltage can be resolved into $2^{10} = 1024$ levels.
- · Total error
 - Expresses the difference between actual and logical values. It is the total value of errors that can come from offset error, gain error, non-linearity error and noise.
- · Linearity error
 - Expresses the deviation between actual conversion characteristics and a straight line connecting the device's zero transition point (00 0000 0000 \longleftrightarrow 00 0000 0001) and full scale transition point (11 1111 1110 \longleftrightarrow 11 1111 1111).
- Differential linearity error
 Expresses the deviation of the logical value of input voltage required to create a variation of 1 SLB in output code.



■ EXAMPLE CHARACTERISTICS





■ INSTRUCTIONS (351 INSTRUCTIONS)

Table 1 Explanation of Items in Tables of Instructions

Item	Meaning
Mnemonic	Upper-case letters and symbols: Represented as they appear in assembler. Lower-case letters: Replaced when described in assembler. Numbers after lower-case letters: Indicate the bit width within the instruction code.
#	Indicates the number of bytes.
~	Indicates the number of cycles. m: When branching n: When not branching See Table 4 for details about meanings of other letters in items.
RG	Indicates the number of accesses to the register during execution of the instruction. It is used calculate a correction value for intermittent operation of CPU.
В	Indicates the correction value for calculating the number of actual cycles during execution of the instruction. (Table 5) The number of actual cycles during execution of the instruction is the correction value summed with the value in the "~" column.
Operation	Indicates the operation of instruction.
LH	Indicates special operations involving the upper 8 bits of the lower 16 bits of the accumulator. Z: Transfers "0". X: Extends with a sign before transferring. -: Transfers nothing.
АН	Indicates special operations involving the upper 16 bits in the accumulator. * : Transfers from AL to AH. - : No transfer. Z : Transfers 00H to AH. X : Transfers 00H or FFH to AH by signing and extending AL.
I	Indicates the status of each of the following flags: I (interrupt enable), S (stack), T (sticky bit),
S	N (negative), Z (zero), V (overflow), and C (carry). * : Changes due to execution of instruction.
Т	- : No change.
N	S : Set by execution of instruction.
Z V	R: Reset by execution of instruction.
C	
RMW	Indicates whether the instruction is a read-modify-write instruction. (a single instruction that reads data from memory, etc., processes the data, and then writes the result to memory.) *: Instruction is a read-modify-write instruction. -: Instruction is not a read-modify-write instruction. Note: A read-modify-write instruction cannot be used on addresses that have different meanings depending on whether they are read or written.

Number of execution cycles

The number of cycles required for instruction execution is acquired by adding the number of cycles for each instruction, a corrective value depending on the condition, and the number of cycles required for program fetch. Whenever the instruction being executed exceeds the two-byte (word) boundary, a program on an internal ROM connected to a 16-bit bus is fetched. If data access is interfered with, therefore, the number of execution cycles is increased.

For each byte of the instruction being executed, a program on a memory connected to an 8-bit external data bus is fetched. If data access in interfered with, therefore, the number of execution cycles is increased. When a general-purpose register, an internal ROM, an internal RAM, an internal I/O device, or an external bus is accessed during intermittent CPU operation, the CPU clock is suspended by the number of cycles specified by the CG1/0 bit of the low-power consumption mode control register. When determining the number of cycles required for instruction execution during intermittent CPU operation, therefore, add the value of the number of times access is done \times the number of cycles suspended as the corrective value to the number of ordinary execution cycles.

 Table 2
 Explanation of Symbols in Tables of Instructions

Symbol	Meaning
A	32-bit accumulator The bit length varies according to the instruction. Byte: Lower 8 bits of AL Word: 16 bits of AL Long: 32 bits of AL and AH
AH AL	Upper 16 bits of A Lower 16 bits of A
SP	Stack pointer (USP or SSP)
PC	Program counter
PCB	Program bank register
DTB	Data bank register
ADB	Additional data bank register
SSB	System stack bank register
USB	User stack bank register
SPB	Current stack bank register (SSB or USB)
DPR	Direct page register
brg1	DTB, ADB, SSB, USB, DPR, PCB, SPB
brg2	DTB, ADB, SSB, USB, DPR, SPB
Ri	R0, R1, R2, R3, R4, R5, R6, R7
RWi	RW0, RW1, RW2, RW3, RW4, RW5, RW6, RW7
RWj	RW0, RW1, RW2, RW3
RLi	RL0, RL1, RL2, RL3
dir	Compact direct addressing
addr16 addr24 ad24 0 to 15 ad24 16 to 23	Direct addressing Physical direct addressing Bit 0 to bit 15 of addr24 Bit 16 to bit 23 of addr24
io	I/O area (000000н to 0000FFн)
imm4 imm8 imm16 imm32 ext (imm8)	4-bit immediate data 8-bit immediate data 16-bit immediate data 32-bit immediate data 16-bit data signed and extended from 8-bit immediate data
disp8 disp16	8-bit displacement 16-bit displacement
bp	Bit offset
vct4 vct8	Vector number (0 to 15) Vector number (0 to 255)
()b	Bit address
rel	PC relative addressing
ear eam	Effective addressing (codes 00 to 07) Effective addressing (codes 08 to 1F)
rlst	Register list

Table 3 Effective Address Fields

Code	ı	Notation	l	Address format	Number of bytes in address extension *
00 01 02 03 04 05 06 07	R0 R1 R2 R3 R4 R5 R6 R7	RW0 RW1 RW2 RW3 RW4 RW5 RW6 RW7	RL0 (RL0) RL1 (RL1) RL2 (RL2) RL3 (RL3)	Register direct "ea" corresponds to byte, word, and long-word types, starting from the left	
08 09 0A 0B	@R\ @R\ @R\ @R\	N1 N2		Register indirect	0
0C 0D 0E 0F	@R\ @R\	N0 + N1 + N2 + N3 +		Register indirect with post-increment	0
10 11 12 13 14 15 16 17	@R\ @R\ @R\ @R\ @R\	N0 + dis N1 + dis N2 + dis N3 + dis N4 + dis N5 + dis N6 + dis N7 + dis	p8 p8 p8 p8 p8 p8	Register indirect with 8-bit displacement	1
18 19 1A 1B	@RW0 + disp16 @RW1 + disp16 @RW2 + disp16 @RW3 + disp16			Register indirect with 16-bit displacement	2
1C 1D 1E 1F	@R\	W0 + RW W1 + RW C + disp1 16	<i>1</i> 7	Register indirect with index Register indirect with index PC indirect with 16-bit displacement Direct address	0 0 2 2

Note: The number of bytes in the address extension is indicated by the "+" symbol in the "#" (number of bytes) column in the tables of instructions.

Table 4 Number of Execution Cycles for Each Type of Addressing

		(a)	Number of register accesses
Code	Operand	Number of execution cycles for each type of addressing	Number of register accesses for each type of addressing
00 to 07	Ri RWi RLi	Listed in tables of instructions	Listed in tables of instructions
08 to 0B	@RWj	2	1
0C to 0F	@RWj +	4	2
10 to 17	@RWi + disp8	2	1
18 to 1B	@RWj + disp16	2	1
1C 1D 1E 1F	@RW0 + RW7 @RW1 + RW7 @PC + disp16 addr16	4 4 2 1	2 2 0 0

Note: "(a)" is used in the "~" (number of states) column and column B (correction value) in the tables of instructions.

Table 5 Compensation Values for Number of Cycles Used to Calculate Number of Actual Cycles

Operand	(b)	byte	(c) v	vord	(d) I	ong
Operand	Cycles	Access	Cycles	Access	Cycles	Access
Internal register	+0	1	+0	1	+0	2
Internal memory even address Internal memory odd address	+0 +0	1 1	+0 +2	1 2	+0 +4	2 4
Even address on external data bus (16 bits) Odd address on external data bus (16 bits)	+1 +1	1 1	+1 +4	1 2	+2 +8	2 4
External data bus (8 bits)	+1	1	+4	2	+8	4

Notes: • "(b)", "(c)", and "(d)" are used in the "~" (number of states) column and column B (correction value) in the tables of instructions.

• When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

Table 6 Correction Values for Number of Cycles Used to Calculate Number of Program Fetch Cycles

Instruction	Byte boundary	Word boundary
Internal memory	_	+2
External data bus (16 bits)	_	+3
External data bus (8 bits)	+3	_

Notes: • When the external data bus is used, it is necessary to add in the number of wait cycles used for ready input and automatic ready.

• Because instruction execution is not slowed down by all program fetches in actuality, these correction values should be used for "worst case" calculations.

Table 7 Transfer Instructions (Byte) [41 Instructions]

	Anomonio	- ш			В	Oneretion		Ī			_	Ι		.,		
N	Inemonic	#	~	RG	В	Operation	LH	АН	ı	S	Т	N	Z	٧	С	RMW
MOV	A, dir	2	3	0	(b)	byte (A) \leftarrow (dir)	Ζ	*	_	_	_	*	*	_	_	_
MOV	A, addr16	3	4	0	(b)	byte (A) ← (addr16)	Ζ	*	_	_	_	*	*	_	-	_
MOV	A, Ri	1	2	1	0	byte (A) \leftarrow (Ri)	Ζ	*	_	_	_	*	*	_	-	_
MOV	A, ear	2	2	1	0	byte (A) ← (ear)	Ζ	*	_	_	_	*	*	_	-	_
MOV	A, eam	2+	3+ (a)	0	(b)	byte (A) ← (eam)	Ζ	*	_	_	_	*	*	_	-	_
MOV	A, io	2	3	0	(b)	byte (A) \leftarrow (io)	Ζ	*	_	_	_	*	*	_	-	_
MOV	A, #imm8	2	2	0	0	byte (A) ← imm8	Ζ	*	_	_	_	*	*	_	_	_
MOV	A, @A	2	3	0	(b)	byte $(A) \leftarrow ((A))$	Ζ	_	_	_	_	*	*	_	_	_
MOV	A, @RLi+disp8	3	10	2	(b)	byte (A) \leftarrow ((RLi)+disp8)	Ζ	*	_	_	_	*	*	_	_	_
MOVN	A, #imm4	1	1	0	0	byte (A) \leftarrow imm4	Z	*	_	_	_	R	*	_	-	_
MOVX	A, dir	2	3	0	(b)	byte (A) \leftarrow (dir)	Х	*	_	_	_	*	*	_	_	_
MOVX	A, addr16	3	4	0	(b)	byte (A) ← (addr16)	Χ	*	_	_	_	*	*	_	_	_
MOVX	A, Ri	2	2	1	\o´	byte (A) \leftarrow (Ri)	Χ	*	_	_	_	*	*	_	_	_
MOVX	A, ear	2	2	1	0	byte (A) ← (ear)	Χ	*	_	_	_	*	*	_	_	_
MOVX	A, eam	2+	3+ (a)	0	(b)	byte (A) ← (eam)	Χ	*	_	_	_	*	*	_	_	_
MOVX	A, io	2	3	Ö	(b)	byte (A) \leftarrow (io)	Χ	*	_	_	_	*	*	_	_	_
MOVX	A, #imm8	2	2	Ō	0	byte (A) ← imm8	Χ	*	_	_	_	*	*	_	_	_
MOVX	A, @A	2	3	Ō	(b)	byte (A) \leftarrow ((A))	Χ	_	_	_	_	*	*	_	_	_
MOVX	A,@RWi+disp8	2	5	1	(b)	byte (A) \leftarrow ((RWi)+disp8)	X	*	_	_	_	*	*	_	_	_
MOVX	A, @RLi+disp8	3	10	2	(b)	byte (A) \leftarrow ((RLi)+disp8)	X	*	-	_	_	*	*	_	_	_
MOV	dir, A	2	3	0	(b)	byte (dir) ← (A)	_	_	_	_	_	*	*	_	_	_
MOV	addr16, A	3	4	ő	(b)	byte (addr16) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOV	Ri, A	1	2	1	0	byte (Ri) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOV	ear, A	2	2	i i	ő	byte (ear) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOV	eam, A	2+	3+ (a)	ò	(b)	byte (eam) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOV	io, A	2	3	0	(b)	byte (io) \leftarrow (A)	_	_	_	_	_	*	*		_	_
MOV	@RLi+disp8, A	3	10	2	(b)	byte ((RLi) +disp8) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOV	Ri, ear	2	3	2	0	byte (Ri) ← (ear)	_	_	_	_	_	*	*	_	_	_
MOV	Ri, eam	2+	4+ (a)	1	(b)	byte (Ri) ← (eam)	_	_	_	_	_	*	*	_	_	_
MOV	ear, Ri	2	4 (a)	2	0	byte (ear) ← (Ri)	_	_	_	_	_	*	*	_	_	_
MOV	eam, Ri	2+	5+ (a)	1	(b)	byte (eam) ← (Ri)	_	_	_	_	_	*	*	_	_	_
MOV	Ri, #imm8	2	2	1	0	byte (Ri) ← imm8	_	_	_	_	_	*	*	_	_	_
MOV	io, #imm8	3	5	Ö	(b)	byte (io) ← imm8	_	_	_	_	_	_	_	_	_	_
MOV	dir, #imm8	3	5	0	(b)	byte (dir) ← imm8	_	_	_	_	_	_	_	_	_	_
MOV	ear, #imm8	3	2	1	0	byte (ear) ← imm8	_		_	_		*	*			
MOV	ean, #imm8	3+	4+ (a)	0	(b)	byte (ear) ← imm8	_		_		_	_	_	_	_	
MOV	@AL, AH	J+	++ (a)	U	(0)	byte (earri) — Illillio	-	-	_	_	_	_	_	_	_	
/MOV	@AL, AIT @A, T	2	3	0	(b)	byte $((A)) \leftarrow (AH)$	_	_	_	_	_	*	*	_	_	_
					, ,											
XCH	A, ear	2	4	2	0	byte (A) \leftrightarrow (ear)	Z	_	-	_	_	_	_	_	_	_
XCH	A, eam	2+	5+ (a)	0	2× (b)	byte (A) \leftrightarrow (eam)	Z	_	_	_	_	_	_	_	-	_
XCH	Ri, ear	2	7	4	0	byte (Ri) \leftrightarrow (ear)	_	_	-	_	-	-	_	_	_	_
XCH	Ri, eam	2+	9+ (a)	2	2× (b)	byte (Ri) \leftrightarrow (eam)	_	_	_	_	-	-	_	_	_	_

Table 8 Transfer Instructions (Word/Long Word) [38 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	I	s	Т	N	Z	٧	С	RMW
MOVW A, dir	2	3	0	(c)	word (A) \leftarrow (dir)	-	*	-	-	-	*	*	-	-	_
MOVW A, addr16	3	4	0	(c)	word (A) \leftarrow (addr16)	_	*	-	_	_	*		_	_	-
MOVW A, SP	1	1	0	0	word (A) \leftarrow (SP)	-	*	-	_	_	*	*	-	_	-
MOVW A, RWi	1	2	1	0	word (A) \leftarrow (RWi)	_	*	_	_	_	*	*	_	_	-
MOVW A, ear	2	2	1	0	word (A) ← (ear) word (A) ← (eam)	_	*		_	_	*	*	_	_	_
MOVW A, eam MOVW A, io	2+ 2	3+ (a)	0	(c)	word (A) \leftarrow (earn) word (A) \leftarrow (io)	_	*	-	_	_	*	*	_	_	_
MOVW A, IO	2	3	0	(c)	word $(A) \leftarrow (IO)$ word $(A) \leftarrow ((A))$	_		_	_	_	*	*	_	_	_
MOVW A, &A	3	2	0	0	word (A) \leftarrow ((A)) word (A) \leftarrow imm16	_	*	_	_	_	*	*	_	_	_
MOVW A, @RWi+disp8	2	5	1	(c)	word (A) \leftarrow ((RWi) +disp8)	_	*	_	_	_	*	*	_	_	_
MOVW A, @RLi+disp8	3	10	2	(c)	word (A) \leftarrow ((RLi) +disp8)	_	*	_	_	_	*	*	_	_	_
				, ,	, , , , , , , ,										
MOVW dir, A	2	3	0	(c)	word (dir) \leftarrow (A)	_	_	-	_	_	*	*	_	_	_
MOVW addr16, A	3	4	0	(c)	word (addr16) \leftarrow (A)	_	_	-	_	_	*	*	_	_	-
MOVW SP, A	1	1	0	0	word (SP) \leftarrow (A)	_	_	-	_	_	*	*	_	_	_
MOVW RWi, A MOVW ear, A	1 2	2 2	1	0	word (RWi) \leftarrow (A) word (ear) \leftarrow (A)	_	_	-	_	-	*	*	_	_	_
MOVW ear, A	2+	3+ (a)	0	(c)	word (ear) \leftarrow (A) word (eam) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW ball, A	2	3 (a)	0	(c)	word (io) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW @RWi+disp8, A	2	5	1	(c)	word ((RWi) +disp8) \leftarrow (A)	_		_	_		*	*	_	_	_
MOVW @RLi+disp8, A	3	10	2	(c)	word ((RLi) +disp8) \leftarrow (A)	_	_	_	_	_	*	*	_	_	_
MOVW RWi, ear	2	3	2	(0)	word (RWi) ← (ear)	_	_	_	_	_	*	*	_	_	_
MOVW RWi, eam	2+	4+ (a)	1	(c)	word (RWi) ← (eam)	_	_	_	_	_	*	*	_	_	_
MOVW ear, RWi	2	4	2	O´	word (ear) ← (RWi)	_	_	_	_	_	*	*	_	_	_
MOVW eam, RWi	2+	5+ (a)	1	(c)	word (eam) ← (RWi)	_	_	_	_	_	*	*	_	_	_
MOVW RWi, #imm16	3	2 ′	1	`O´	word (RWi) ← imm16	_	_	_	_	_	*	*	_	_	_
MOVW io, #imm16	4	5	0	(c)	word (io) ← imm16	_	_	-	_	_	_	_	_	_	-
MOVW ear, #imm16	4	2	1	0	word (ear) ← imm16	_	_	-	_	_	*	*	_	_	-
MOVW eam, #imm16	4+	4+ (a)	0	(c)	word (eam) ← imm16	_	_	-	_	_	_	_	_	_	-
MOVW @AL, AH	•			()	1 ((A)) (A11)						*	*			
/MOVW@A, T	2	3	0	(c)	word $((A)) \leftarrow (AH)$	_	_	-	_	_	^	*	_	_	_
XCHW A, ear	2	4	2	0	word (A) \leftrightarrow (ear)	_	_	_	_	_	_	_	_	_	_
XCHW A, eam	2+	5+ (a)	0	2× (c)		_	_	-	_	_	_	_	_	-	-
XCHW RWi, ear	2	7	4	0	word (RWi) \leftrightarrow (ear)	_	_	_	_	_	_	_	_	_	_
XCHW RWi, eam	2+	9+ (a)	2	2× (c)	word (RWi) \leftrightarrow (eam)	_	_	-	_	_	_	_	_	_	-
MOVL A, ear	2	4	2	0	long (A) ← (ear)	_	-	_	_	1	*	*	_	_	-
MOVL A, eam	2+	5+ (a)	0	(d)	long (A) ← (eam)	_	_	-	_	_	*	*	_	_	-
MOVL A, #imm32	5	3	0	0	$long(A) \leftarrow imm32$	_	_	-	_	_	*	*	_	_	-
MOVL ear, A	2	4	2	0	long (ear) ← (A)	_	_	_	_	_	*	*	_	_	_
MOVL eam, A	2+	5+ (a)	0	(d)	long (eam) \leftarrow (A)	_	_	-	-	_	*	*	_	_	_

Table 9 Addition and Subtraction Instructions (Byte/Word/Long Word) [42 Instructions]

Mne	emonic	#	~	RG	В	Operation	LH	АН	I	s	т	N	z	٧	С	RMW
ADD	A,#imm8	2	2	0	0	byte (A) \leftarrow (A) +imm8	Z	_	_	_	_	*	*	*	*	_
ADD	A, dir	2	5	0	(b)	byte $(A) \leftarrow (A) + (dir)$	Ζ	_	_	l —	_	*	*	*	*	_
ADD	A, ear	2	3	1	`o´	byte $(A) \leftarrow (A) + (ear)$	Ζ	_	_	l —	_	*	*	*	*	_
ADD	A, eam	2+	4+ (a)	0	(b)	byte $(A) \leftarrow (A) + (eam)$	Ζ	_	_	_	_	*	*	*	*	_
ADD	ear, A	2	3 ′	2	`o´	byte (ear) ← (ear) + (A)	_	_	_	_	_	*	*	*	*	_
ADD	eam, A	2+	5+ (a)	0	2× (b)	byte (eam) ← (eam) + (A)	Ζ	_	_	_	_	*	*	*	*	*
ADDC	Α	1	2 ′	0	o`´	byte $(A) \leftarrow (AH) + (AL) + (C)$	Ζ	_	_	_	_	*	*	*	*	_
ADDC	A, ear	2	3	1	0	byte $(A) \leftarrow (A) + (ear) + (C)$	Ζ	_	_	l —	_	*	*	*	*	_
ADDC	A, eam	2+	4+ (a)	0	(b)	byte $(A) \leftarrow (A) + (eam) + (C)$	Ζ	_	_	_	_	*	*	*	*	_
ADDDC	A	1	3 ′	0	`o´	byte (A) ← (AH) + (AL) + (C) (decimal)	Ζ	_	_	_	_	*	*	*	*	_
SUB	A, #imm8	2	2	0	0	byte (A) \leftarrow (A) $-imm8$	Ζ	_	_	_	_	*	*	*	*	_
SUB	A, dir	2	5	0	(b)	byte $(A) \leftarrow (A) - (dir)$	Ζ	_	_	_	_	*	*	*	*	_
SUB	A, ear	2	3	1	`o´	byte $(A) \leftarrow (A) - (ear)$	Ζ	_	_	_	_	*	*	*	*	_
SUB	A, eam	2+	4+ (a)	0	(b)	byte $(A) \leftarrow (A) - (eam)$	Ζ	_	_	_	_	*	*	*	*	_
SUB	ear, A	2	3	2	O	byte (ear) ← (ear) – (A)	_	_	_	_	_	*	*	*	*	_
SUB	eam, A	2+	5+ (a)	0	2× (b)	byte (eam) \leftarrow (eam) $-$ (A)	_	_	_	_	_	*	*	*	*	*
SUBC	A	1	2	0	0	byte (A) \leftarrow (AH) $-$ (AL) $-$ (C)	Ζ	_	_	_	_	*	*	*	*	_
SUBC	A, ear	2	3	1	0	byte $(A) \leftarrow (A) - (ear) - (C)$	Ζ	_	_	_	_	*	*	*	*	_
SUBC	A, eam	2+	4+ (a)	0	(b)	byte (A) \leftarrow (A) $-$ (eam) $-$ (C)	Ζ	_	_	l _	_	*	*	*	*	_
SUBDC		1	3	0	0	byte (A) \leftarrow (AH) $-$ (AL) $-$ (C) (decimal)	Z	_	_	_	_	*	*	*	*	_
ADDW	Α	1	2	0	0	word (A) \leftarrow (AH) + (AL)	-	_	_	_	_	*	*	*	*	_
ADDW	A, ear	2	3	1	0	word (A) \leftarrow (A) +(ear)	_	_	—	—	_	*	*	*	*	_
ADDW	A, eam	2+	4+ (a)	0	(c)	word (A) \leftarrow (A) +(eam)	_	_	—	—	_	*	*	*	*	_
ADDW	A, #imm16	3	2	0	0	word $(A) \leftarrow (A) + imm16$	_	_	—	—	_	*	*	*	*	_
ADDW	ear, A	2	3	2	0	word (ear) \leftarrow (ear) + (A)	_	_	_	_	_	*	*	*	*	_
ADDW	eam, A	2+	5+ (a)	0	2× (c)	word (eam) \leftarrow (eam) + (A)	_	_	_	_	_	*	*	*	*	*
ADDCW	/A, ear	2	3	1	0	word (A) \leftarrow (A) + (ear) + (C)	_	_	_	_	_	*	*	*	*	_
ADDCW	A, eam	2+	4+ (a)	0	(c)	word (A) \leftarrow (A) + (eam) + (C)	_	_	_	_	_	*	*	*	*	_
SUBW	Α	1	2	0	Ô	word $(A) \leftarrow (AH) - (AL)$	_	_	_	_	_	*	*	*	*	_
SUBW	A, ear	2	3	1	0	word $(A) \leftarrow (A) - (ear)$	_	_	_	_	_	*	*	*	*	_
SUBW	A, eam	2+	4+ (a)	0	(c)	word (A) \leftarrow (A) $-$ (eam)	_	_	_	_	_	*	*	*	*	_
SUBW	A, #imm16	3	2 ′	0	`o´	word $(A) \leftarrow (A) - imm16$	_	_	l —	l —	_	*	*	*	*	_
SUBW	ear, A	2	3	2	0	word (ear) ← (ear) – (A)	_	_	l —	l —	_	*	*	*	*	_
SUBW	eam, A	2+	5+ (a)	0	2× (c)	word (eam) ← (eam) – (A)	_	_	_	_	_	*	*	*	*	*
SUBCW		2	3	1	0	word (A) \leftarrow (A) $-$ (ear) $-$ (C)	_	_	_	_	_	*	*	*	*	_
SUBCW		2+	4+ (a)	0	(c)	word $(A) \leftarrow (A) - (eam) - (C)$	_	-	_	_	_	*	*	*	*	_
ADDL	A, ear	2	6	2	0	$long (A) \leftarrow (A) + (ear)$	_	_	_	_	_	*	*	*	*	_
ADDL	A, eam	2+	7+ (a)	0	(d)	$long(A) \leftarrow (A) + (eam)$	_	_	_	_	_	*	*	*	*	_
ADDL	A, #imm32	5	4 ′	0	`o´	$long(A) \leftarrow (A) + lmm32$	_	_	_	_	_	*	*	*	*	_
SUBL	A, ear	2	6	2	0	$long(A) \leftarrow (A) - (ear)$	_	_	_	_	_	*	*	*	*	_
SUBL	A, eam	2+	7+ (a)	0	(d)	$long(A) \leftarrow (A) - (eam)$	_	_	_	_	_	*	*	*	*	_
SUBL	A, #imm32	5	4 ′	0	`o´	$long(A) \leftarrow (A) - lmm32$	_	-	_	–	-	*	*	*	*	_

Table 10 Increment and Decrement Instructions (Byte/Word/Long Word) [12 Instructions]

Mne	emonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	Z	٧	С	RMW
INC INC	ear eam	2 2+	2 5+ (a)	2	0 2× (b)	byte (ear) ← (ear) +1 byte (eam) ← (eam) +1		_	_		-	*	*	*	-	- *
DEC DEC	ear eam	2 2+	3 5+ (a)	2	0 2× (b)	byte (ear) \leftarrow (ear) -1 byte (eam) \leftarrow (eam) -1	 - 	_ _	_ _	_ _	_ _	*	*	*	_ _	_ *
INCW INCW	ear eam	2 2+	3 5+ (a)	2	0 2× (c)	word (ear) \leftarrow (ear) +1 word (eam) \leftarrow (eam) +1	_ _	_	_		_	*	*	*		- *
DECW DECW	ear eam	2 2+	3 5+ (a)	2	0 2× (c)	word (ear) \leftarrow (ear) -1 word (eam) \leftarrow (eam) -1	 -	_ _	_ _	<u>-</u>	_	*	*	*	_ _	- *
INCL INCL	ear eam	2 2+	7 9+ (a)	4 0	0 2× (d)	long (ear) ← (ear) +1 long (eam) ← (eam) +1	_	_	_	_	_	*	*	*	_ _	- *
DECL DECL	ear eam	2 2+	7 9+ (a)	4 0	0 2× (d)	long (ear) ← (ear) -1 long (eam) ← (eam) -1	_ _	_ _	_ _	_ _	_ _	*	*	*	_ _	- *

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 11 Compare Instructions (Byte/Word/Long Word) [11 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
CMP	Α	1	1	0	0	byte (AH) – (AL)	_	_	_	_	_	*	*	*	*	_
CMP	A, ear	2	2	1	0	byte (A) ← (ear)	_	_	_	_	_	*	*	*	*	_
CMP	A, eam	2+	3+ (a)	0	(b)	byte (A) \leftarrow (eam)	_	_	_	_	_	*	*	*	*	_
CMP	A, #imm8	2	2 ′	0	Ò	byte (A) ← imm8	_	_	_	_	_	*	*	*	*	_
CMPW	Α	1	1	0	0	word (AH) – (AL)	_	_	١	_	_	*	*	*	*	_
CMPW	A, ear	2	2	1	0	word (A) \leftarrow (ear)	_	_	_	_	_	*	*	*	*	_
CMPW	A, eam	2+	3+ (a)	0	(c)	word (A) \leftarrow (eam)	_	_	_	_	_	*	*	*	*	_
CMPW	A, #imm16	3	2	0	0	word $(A) \leftarrow imm16$	_	_	_	_	_	*	*	*	*	_
CMPL	A, ear	2	6	2	0	word (A) ← (ear)	_	_	_	_	_	*	*	*	*	_
CMPL	A, eam	2+	7+ (a)	0	(d)	word (A) \leftarrow (eam)	-	_	_	_	_	*	*	*	*	_
CMPL	A, #imm32	5	3	0	0	word (A) \leftarrow imm32	_	_	_	_	_	*	*	*	*	_

Table 12 Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions]

Mnen	nonic	#	~	RG	В	Operation	LH	АН	I	s	Т	N	Z	٧	С	RMW
DIVU	Α	1	*1	0	0	word (AH) /byte (AL) Quotient → byte (AL) Remainder → byte (AH)	_	_	_	-	_	_	1	*	*	-
DIVU	A, ear	2	*2	1	0	word (A)/byte (ear) Quotient → byte (A) Remainder → byte (ear)	-	_	_	-	_	_	_	*	*	-
DIVU	A, eam	2+	*3	0	*6	word (A)/byte (eam) Quotient → byte (A) Remainder → byte (eam)	_	_	_	_	_	_	_	*	*	-
DIVUW	A, ear	2	*4	1	0	long (A)/word (ear) Quotient → word (A) Remainder → word (ear)	_	_	_	_	_	_	_	*	*	-
DIVUW	A, eam	2+	*5	0	*7	long (A)/word (eam) Quotient → word (A) Remainder → word (eam)	-	_	_	-	_	_	_	*	*	-
MULU	Α	1	*8	0	0	byte (AH) *byte (AL) → word (A)	_	_	_	_	_	_	_	_	_	_
MULU	A, ear	2	*9	1	0	byte (A) *byte (ear) \rightarrow word (A)	 	—	 	_	l —	l —	_	_	_	_
MULU	A, eam	2+	*10	0	(b)	byte (A) *byte (eam) → word (A)	-	_	_	_	_	_	_	_	_	_
MULUW		1	*11	0	0	word (AH) *word (AL) \rightarrow long (A)	_	_	_	_	_	_	_	_	_	_
MULUW		2	*12	1	0	word (A) *word (ear) \rightarrow long (A)	_	_	_	_	_	_	_	_	_	_
MULUW	A, eam	2+	*13	0	(c)	word (A) *word (eam) → long (A)	_	_	_	_	_	_	_	_	_	_

^{*1: 3} when the result is zero, 7 when an overflow occurs, and 15 normally.

^{*2: 4} when the result is zero, 8 when an overflow occurs, and 16 normally.

^{*3: 6 + (}a) when the result is zero, 9 + (a) when an overflow occurs, and 19 + (a) normally.

^{*4: 4} when the result is zero, 7 when an overflow occurs, and 22 normally.

^{*5: 6 + (}a) when the result is zero, 8 + (a) when an overflow occurs, and 26 + (a) normally.

^{*6: (}b) when the result is zero or when an overflow occurs, and $2 \times$ (b) normally.

^{*7: (}c) when the result is zero or when an overflow occurs, and $2 \times$ (c) normally.

^{*8: 3} when byte (AH) is zero, and 7 when byte (AH) is not zero.

^{*9: 4} when byte (ear) is zero, and 8 when byte (ear) is not zero.

^{*10:} 5 + (a) when byte (eam) is zero, and 9 + (a) when byte (eam) is not 0.

^{*11: 3} when word (AH) is zero, and 11 when word (AH) is not zero.

^{*12: 4} when word (ear) is zero, and 12 when word (ear) is not zero.

^{*13: 5 + (}a) when word (eam) is zero, and 13 + (a) when word (eam) is not zero.

Table 13 Signed Multiplication and Division Instructions (Byte/Word/Long Word) [11 Instructions]

Mnen	nonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	Z	٧	С	RMW
DIV	A	2	*1	0	0	word (AH) /byte (AL) Quotient → byte (AL) Remainder → byte (AH)	Z	-	-	ı	-	-	Ι	*	*	-
DIV	A, ear	2	*2	1	0	word (A)/byte (ear) Quotient → byte (A) Remainder → byte (ear)	Z	-	-	-	-	-	-	*	*	_
DIV	A, eam	2+	*3	0	*6	word (A)/byte (eam) Quotient → byte (A) Remainder → byte (eam)	Z	-	1	1	1	_	-	*	*	-
DIVW	A, ear	2	*4	1	0	long (A)/word (ear) Quotient → word (A) Remainder → word (ear)	-	_	ı	1	1	_	_	*	*	-
DIVW	A, eam	2+	*5	0	*7	long (A)/word (eam) Quotient → word (A) Remainder → word (eam)	_	ı	1	1	1	_	ı	*	*	_
MULU	Α	2 2	*8 *9	0	0	byte (AH) *byte (AL) → word (A)	_	_	-	-	-	_	_	_	_	_
MULU MULU	A, ear A, eam	2+	*10	0	0 (b)	byte (A) *byte (ear) \rightarrow word (A) byte (A) *byte (eam) \rightarrow word (A)	_		_	_	_		_			
MULUW		2	*11	ő	0	word (AH) *word (AL) \rightarrow long (A)	_	_	_	_	_	_	_	_	_	_
MULUW		2	*12	1	Ö	word (A) *word (ear) \rightarrow long (A)	_	_	_	_	_	_	_	_	_	_
MULUW	A, eam	2+	*13	0	(c)	word (A) *word $(eam) \rightarrow long(A)$	_	_	_	_	_	_	_	_	_	_

- *1: Set to 3 when the division-by-0, 8 or 18 for an overflow, and 18 for normal operation.
- *2: Set to 3 when the division-by-0, 10 or 21 for an overflow, and 22 for normal operation.
- *3: Set to 4 + (a) when the division-by-0, 11 + (a) or 22 + (a) for an overflow, and 23 + (a) for normal operation.
- *4: Positive dividend: Set to 4 when the division-by-0, 10 or 29 for an overflow, and 30 for normal operation. Negative dividend: Set to 4 when the division-by-0, 11 or 30 for an overflow and 31 for normal operation.
- *5: Positive dividend: Set to 4 + (a) when the division-by-0, 11 + (a) or 30 + (a) for an overflow, and 31 + (a) for normal operation.

Negative dividend: Set to 4 + (a) when the division-by-0, 12 + (a) or 31 + (a) for an overflow, and 32 + (a) for normal operation.

- *6: When the division-by-0, (b) for an overflow, and $2 \times$ (b) for normal operation.
- *7: When the division-by-0, (c) for an overflow, and $2 \times$ (c) for normal operation.
- *8: Set to 3 when byte (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *9: Set to 3 when byte (ear) is zero, 12 when the result is positive, and 13 when the result is negative.
- *10: Set to 4 + (a) when byte (eam) is zero, 13 + (a) when the result is positive, and 14 + (a) when the result is negative.
- *11: Set to 3 when word (AH) is zero, 12 when the result is positive, and 13 when the result is negative.
- *12: Set to 3 when word (ear) is zero, 16 when the result is positive, and 19 when the result is negative.
- *13: Set to 4 + (a) when word (eam) is zero, 17 + (a) when the result is positive, and 20 + (a) when the result is negative.
- Notes: When overflow occurs during DIV or DIVW instruction execution, the number of execution cycles takes two values because of detection before and after an operation.
 - When overflow occurs during DIV or DIVW instruction execution, the contents of AL are destroyed.
 - For (a) to (d), refer to "Table 4 Number of Execution Cycles for Effective Address in Addressing Modes" and "Table 5 Correction Values for Number of Cycles for Calculating Actual Number of Cycles."

Table 14 Logical 1 Instructions (Byte/Word) [39 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	z	٧	С	RMW
AND AND AND AND AND	A, #imm8 A, ear A, eam ear, A eam, A	2 2+ 2 2+ 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 (b) 0 2×(b)	byte (A) \leftarrow (A) and imm8 byte (A) \leftarrow (A) and (ear) byte (A) \leftarrow (A) and (eam) byte (ear) \leftarrow (ear) and (A) byte (eam) \leftarrow (eam) and (A)						* * * *	* * * *	RRRRR		- - - *
OR OR OR OR OR	A, #imm8 A, ear A, eam ear, A eam, A	2 2+ 2 2+ 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 0 (b) 0 2× (b)	byte (A) \leftarrow (A) or imm8 byte (A) \leftarrow (A) or (ear) byte (A) \leftarrow (A) or (eam) byte (ear) \leftarrow (ear) or (A) byte (eam) \leftarrow (eam) or (A)						* * * * *	* * * * *	R R R R R	_ _ _ _	_ _ _ _ *
XOR XOR XOR XOR XOR	A, #imm8 A, ear A, eam ear, A eam, A	2 2 2+ 2 2+	2 3 4+ (a) 3 5+ (a)	0 1 0 2 0	0 0 (b) 0 2× (b)	byte (A) \leftarrow (A) xor imm8 byte (A) \leftarrow (A) xor (ear) byte (A) \leftarrow (A) xor (eam) byte (ear) \leftarrow (ear) xor (A) byte (eam) \leftarrow (eam) xor (A)		1 1 1 1 1			1 1 1 1	* * * * *	* * * * *	R R R R R	1 1 1 1	_ _ _ _ *
NOT NOT NOT	A ear eam	1 2 2+	2 3 5+ (a)	0 2 0	0 0 2× (b)	byte (A) \leftarrow not (A) byte (ear) \leftarrow not (ear) byte (eam) \leftarrow not (eam)	- - -		- - -		- -	* *	* *	R R R	- -	_ _ *
ANDW ANDW ANDW	A, #imm16 A, ear A, eam	1 3 2 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2 0	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) and (A) word (A) \leftarrow (A) and imm16 word (A) \leftarrow (A) and (ear) word (A) \leftarrow (A) and (eam) word (ear) \leftarrow (ear) and (A) word (eam) \leftarrow (eam) and (A)		11111	11111	11111	11111	* * * *	* * * * * *	RRRRRR		- - - - *
ORW ORW ORW ORW ORW ORW	A A, #imm16 A, ear A, eam ear, A eam, A	1 3 2 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) or (A) word (A) \leftarrow (A) or imm16 word (A) \leftarrow (A) or (ear) word (A) \leftarrow (A) or (eam) word (ear) \leftarrow (ear) or (A) word (eam) \leftarrow (eam) or (A)	_ _ _ _	11111			11111	* * * * * *	* * * * * *	RRRRR	_ _ _ _	- - - - - *
XORW XORW XORW	A, #imm16 A, ear A, eam	1 3 2 2+ 2 2+	2 2 3 4+ (a) 3 5+ (a)	0 0 1 0 2	0 0 (c) 0 2×(c)	word (A) \leftarrow (AH) xor (A) word (A) \leftarrow (A) xor imm16 word (A) \leftarrow (A) xor (ear) word (A) \leftarrow (A) xor (eam) word (ear) \leftarrow (ear) xor (A) word (eam) \leftarrow (eam) xor (A)	_ _ _ _	1 1 1 1 1			1 1 1 1 1	* * * * *	* * * * * *	RRRRRR	_ _ _ _	_ _ _ _ _ *
NOTW NOTW NOTW	ear	1 2 2+	2 3 5+ (a)	0 2 0	0 0 2× (c)	word (A) \leftarrow not (A) word (ear) \leftarrow not (ear) word (eam) \leftarrow not (eam)	_ _ _	- -	- - -	_ _ _	- -	* * *	* * *	R R R	_ _ _	_ _ *

Table 15 Logical 2 Instructions (Long Word) [6 Instructions]

Mne	monic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	Z	v	С	RMW
	A, ear A, eam	2 2+	6 7+ (a)	2	0 (d)	long (A) \leftarrow (A) and (ear) long (A) \leftarrow (A) and (eam)	_	-	-	_	_	*	*	R R		_
	A, ear A, eam	2 2+	6 7+ (a)	2	0 (d)	long (A) \leftarrow (A) or (ear) long (A) \leftarrow (A) or (eam)	_ _	_ _	_ _	_ _	_ _	*	*	R R		_ _
	A, ea A, eam	2 2+	6 7+ (a)	2	0 (d)	$\begin{array}{l} \text{long (A)} \leftarrow \text{(A) xor (ear)} \\ \text{long (A)} \leftarrow \text{(A) xor (eam)} \end{array}$	_ _	1 1	1 1	1 1	_ _	*	*	R R	1 1	_ _

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 16 Sign Inversion Instructions (Byte/Word) [6 Instructions]

Mn	emonic	#	~	RG	В	Operation	LH	АН	ı	S	Т	N	Z	٧	С	RMW
NEG	Α	1	2	0	0	byte (A) \leftarrow 0 – (A)	Х	-	-	_	-	*	*	*	*	_
NEG NEG	ear eam	2 2+	3 5+ (a)	2	0 2× (b)	byte (ear) \leftarrow 0 - (ear) byte (eam) \leftarrow 0 - (eam)	_ _	_ _	-	_ _	_	*	*	*	*	<u>-</u> *
NEGW	A	1	2	0	0	word (A) \leftarrow 0 – (A)	_	_	_	-	_	*	*	*	*	_
NEGW NEGW		2 2+	3 5+ (a)	2	0 2× (c)	word (ear) \leftarrow 0 - (ear) word (eam) \leftarrow 0 - (eam)	_ _	1 1	1 1	1 1	1 1	*	*	*	*	<u>-</u> *

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 17 Normalize Instruction (Long Word) [1 Instruction]

Mnemonic	#	~	RG	В	Operation	LH	АН	_	S	Т	N	Z	٧	С	RMW
NRML A, R0	2	*1	1		$\begin{array}{l} \text{long (A)} \leftarrow \text{Shift until first digit is "1"} \\ \text{byte (R0)} \leftarrow \text{Current shift count} \end{array}$	-	1	1	1	1	1	*	1	-	-

^{*1: 4} when the contents of the accumulator are all zeroes, 6 + (R0) in all other cases (shift count).

Table 18 Shift Instructions (Byte/Word/Long Word) [18 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	I	s	Т	N	z	٧	С	RMW
RORC A ROLC A	2 2	2 2	0	0	byte (A) \leftarrow Right rotation with carry byte (A) \leftarrow Left rotation with carry	-	1 1	1 1	_	_	*	*	_	*	_
RORC ear RORC eam ROLC ear ROLC eam	2 2+ 2 2+	3 5+ (a) 3 5+ (a)	2 0 2 0	0 2× (b) 0 2× (b)	byte (ear) ← Right rotation with carry byte (eam) ← Right rotation with carry byte (ear) ← Left rotation with carry byte (eam) ← Left rotation with carry byte (A) ← Arithmetic right barrel shift (A, R0)	1 1 1 1	_ _ _	1 1 1 1	11111	- - - - *	* * * *	* * * * *	_ _ _ _	* * * *	- * - *
LSR A, R0 LSL A, R0	2	*1 *1	1	0	byte (A) ← Logical right barrel shift (A, R0) byte (A) ← Logical left barrel shift (A, R0)	_ _	_ _	_	_ _	*	*	*	_	*	_ _
ASRW A LSRW A/SHRW A LSLW A/SHLW A ASRW A, R0	1 1 1	2 2 2	0 0 0	0 0 0	word (A) \leftarrow Arithmetic right shift (A, 1 bit) word (A) \leftarrow Logical right shift (A, 1 bit) word (A) \leftarrow Logical left shift (A, 1 bit) word (A) \leftarrow Arithmetic right barrel shift (A,		- - -			* * -	* R *	* * *	_ _ _	* * *	- - -
LSRW A, RO LSLW A, RO	2 2	*1 *1	1 1 1	0 0	word (A) ← Arithmetic right barrel shift (A, R0) word (A) ← Logical right barrel shift (A, R0) word (A) ← Logical left barrel shift (A, R0)	1 1 1	_ _ _	1 1		*	*	*	_ _ _	*	_ _ _
ASRL A, R0 LSRL A, R0 LSLL A, R0	2 2 2	*2 *2 *2	1 1 1	0 0 0	$\begin{aligned} &\text{long (A)} \leftarrow \text{Arithmetic right shift (A, R0)} \\ &\text{long (A)} \leftarrow \text{Logical right barrel shift (A, R0)} \\ &\text{long (A)} \leftarrow \text{Logical left barrel shift (A, R0)} \end{aligned}$	<u> </u>	- - -		<u>-</u> -	* -	* *	* *	_ _ _	* *	_ _ _

^{*1: 6} when R0 is 0, 5 + (R0) in all other cases.

^{*2: 6} when R0 is 0, 6 + (R0) in all other cases.

Table 19 Branch 1 Instructions [31 Instructions]

	monic	#	~	RG	В	Operation	LH	АН	I	S	Т	N	Z	٧	С	RMW
BZ/BEQ	rel	2	*1	0	0	Branch when (Z) = 1	_	-	_	_	_	_	-	_	_	_
BNZ/BN	E rel	2	*1	0	0	Branch when $(Z) = 0$	_	_	_	_	_	_	_	_	_	_
BC/BLO		2	*1	0	0	Branch when $(C) = 1$	_	_	_	_	_	_	_	_	_	_
BNC/BH	IS rel	2	*1	0	0	Branch when $(C) = 0$	_	_	_	_	_	_	_	_	_	_
	rel	2	*1	0	0	Branch when $(N) = 1$	_	_	_	_	_	_	_	_	_	_
BP i	rel	2	*1	0	0	Branch when $(N) = 0$	_	_	_	_	_	_	_	_	_	_
BV i	rel	2	*1	0	0	Branch when $(V) = 1$	_	_	_	_	_	_	_	_	_	_
BNV i	rel	2	*1	0	0	Branch when $(V) = 0$	_	_	_	_	_	_	_	_	_	_
BT i	rel	2	*1	0	0	Branch when $(T) = 1$	_	_	_	_	_	_	_	_	_	_
BNT i	rel	2	*1	0	0	Branch when $(T) = 0$	_	_	_	_	_	_	_	_	_	_
	rel	2	*1	0	0	Branch when (V) xor $(N) = 1$	_	_	_	_	_	_	_	_	_	_
	rel	2	*1	0	0	Branch when (V) xor $(N) = 0$	_	_	_	_	_	_	_	_	_	_
BLE i	rel	2	*1	0	0	Branch when $((V) xor (N)) or (Z) = 1$	_	_	_	_	_	_	_	_	_	_
BGT i	rel	2	*1	0	0	Branch when $((V) xor (N)) or (Z) = 0$	_	_	_	_	_	_	_	_	_	_
BLS i	rel	2	*1	0	0	Branch when (C) or $(Z) = 1$	_	_	_	_	_	_	_	_	_	_
	rel	2	*1	0	0	Branch when (C) or $(Z) = 0$	_	_	_	_	_	_	_	_	_	_
BRA i	rel	2	*1	0	0	Branch unconditionally	_	_	_	_	_	_	_	_	_	-
JMP	@A	1	2	0	0	word (PC) \leftarrow (A)	_	_	_	_	_	_		_	_	_
	addr16	3	3	0	Ö	word (PC) ← addr16	_	_	_	_	_	_	_	_	_	_
	@ear	2	3	1	0	word (PC) \leftarrow (ear)	_	_	_	_	_	_	_	_	_	_
	@eam	2+	4+ (a)	0	(c)	word (PC) \leftarrow (ean)	_	_	_	_	_	_	_	_	_	_
-	@ear *3	2	5 5	2	0	word (PC) \leftarrow (ear), (PCB) \leftarrow (ear +2)	_	_	_	_	_	_	_	_	_	_
	@eam *3	2+	6+ (a)	0	(d)	word (PC) \leftarrow (eam), (PCB) \leftarrow (eam +2)	_	_	_	_	_	_	_	_	_	_
	addr24	4	4	0	0	word (PC) \leftarrow ad24 0 to 15,	_	_	_	_	_	_	_	_	_	_
Joivii 1	addizə	•	· ·	J	Ŭ	$(PCB) \leftarrow ad24 \ 16 \ to \ 23$										
CALL	@ear *4	2	6	1	(c)	word (PC) ← (ear)	_	_	_	_	_	_	_	_	_	_
	@eam *4	2+	7+ (a)	0	2× (c)	word (PC) \leftarrow (eam)	_	_	_	_	_	_	_	_	_	_
	addr16 *5	3	6	0	(c) ´	word (PC) ← àddr16	_	_	_	_	_	_	_	_	_	_
	#vct4 *5	1	7	0	2× (c)	Vector call instruction	_	_	_	_	_	_	_	_	_	_
CALLP		2	10	2	2× (c)	word (PC) \leftarrow (ear) 0 to 15,	_	_	_	_	_	_	_	_	_	_
3, 122	Jour				` '	(PCB) ← (ear) 16 to 23										
CALLP	@eam *6	2+	11+ (a)	0	*2	word (PC) \leftarrow (eam) 0 to 15,	_	_	_	_	_	_	_	_	_	_
			`			(PCB) ← (eam) 16 to 23										
CALLP	addr24 *7	4	10	0	2× (c)	word (PC) \leftarrow addr0 to 15,	_	_	_	_	_	_	_	_	_	_
					. ,	(PCB) ← addr16 to 23										

^{*1: 4} when branching, 3 when not branching.

^{*2: (}b) + $3 \times$ (c)

^{*3:} Read (word) branch address.

^{*4:} W: Save (word) to stack; R: read (word) branch address.

^{*5:} Save (word) to stack.

^{*6:} W: Save (long word) to W stack; R: read (long word) R branch address.

^{*7:} Save (long word) to stack.

Table 20 Branch 2 Instructions [19 Instructions]

N	Mnemonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	z	٧	С	RMW
	A, #imm8, rel	3	*1	0	0	Branch when byte (A) ≠ imm8	_	_	_	_	_	*	*	*	*	_
CWBNE	A, #imm16, rel	4	*1	0	0	Branch when word (A) ≠ imm16	_	_	-	-	_	*	*	*	*	_
CBNE	ear, #imm8, rel	4	*2	1	0	Branch when byte (ear) ≠ imm8	_	_	_	_	_	*	*	*	*	_
CBNE	eam, #imm8, rel*10	4+	*3	0	(b)	Branch when byte (eam) ≠ imm8	—	-	—	_	_	*	*	*	*	_
CWBNE	ear, #imm16, rel	5	*4	1	0	Branch when word (ear) ≠ imm16	_	_	_	_	_	*	*	*	*	_
CWBNE	eam, #imm16, rel*10	5+	*3	0	(c)	Branch when word (eam) ≠ imm16	_	_	_	-	_	*	*	*	*	_
DBNZ	ear, rel	3	*5	2	0	Branch when byte (ear) = (ear) – 1, and (ear) ≠ 0	_	_	_	_	_	*	*	*	_	_
DBNZ	eam, rel	3+	*6	2	2× (b)	Branch when byte (eam) = (eam) – 1, and (eam) ≠ 0	_	_	_	_	-	*	*	*	ı	*
DWBNZ	ear, rel	3	*5	2	0	Branch when word (ear) = (ear) – 1, and (ear) ≠ 0	_	_	_	_	_	*	*	*	-	_
DWBNZ	eam, rel	3+	*6	2	2× (c)	Branch when word (eam) = $(eam) - 1$, and $(eam) \neq 0$	_	_	_	_	_	*	*	*	ı	*
INT	#vct8	2	20	0	8× (c)	Software interrupt	_	_	R	S	_	_	_	_	_	_
INT	addr16	3	16	0	6× (c)	Software interrupt	_	_	R	S S S S	_	-	-	_	_	_
INTP	addr24	4	17	0	6× (c)	Software interrupt	—	_	R	S	_	_	-	_	_	_
INT9		1	20	0	8× (c)	Software interrupt	_	_	R	S	_	-	-	_	-	_
RETI		1	15	0	*7	Return from interrupt	_	_	*	*	*	*	*	*	*	_
LINK	#imm8	2	6	0	(c)	At constant entry, save old frame pointer to stack, set new frame pointer, and	_	-	_	_	-	-	-	-	1	_
UNLINK		1	5	0	(c)	allocate local pointer area At constant entry, retrieve old frame pointer from stack.	_	_	_	_	_	_	_	_	_	_
RET *8 RETP *9)	1	4	0	(c) (d)	Return from subroutine Return from subroutine	_	_	_	_	_	_	_	_	_	_
IXL IF		ı	O	U	(u)	Neturn Horri Subroutine					_	_	_	_		_

^{*1: 5} when branching, 4 when not branching

^{*2: 13} when branching, 12 when not branching

^{*3: 7 + (}a) when branching, 6 + (a) when not branching

^{*4: 8} when branching, 7 when not branching

^{*5: 7} when branching, 6 when not branching

^{*6: 8 + (}a) when branching, 7 + (a) when not branching

^{*7:} Set to $3 \times$ (b) + $2 \times$ (c) when an interrupt request occurs, and $6 \times$ (c) for return.

^{*8:} Retrieve (word) from stack

^{*9:} Retrieve (long word) from stack

^{*10:} In the CBNE/CWBNE instruction, do not use the RWj+ addressing mode.

Table 21 Other Control Instructions (Byte/Word/Long Word) [28 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	z	٧	С	RMW
PUSHW A PUSHW AH PUSHW PS PUSHW rlst	1 1 1 2	4 4 4 *3	0 0 0 *5	(C) (C) (C) *4	$\begin{aligned} & \text{word (SP)} \leftarrow (\text{SP}) - 2, ((\text{SP})) \leftarrow (\text{A}) \\ & \text{word (SP)} \leftarrow (\text{SP}) - 2, ((\text{SP})) \leftarrow (\text{AH}) \\ & \text{word (SP)} \leftarrow (\text{SP}) - 2, ((\text{SP})) \leftarrow (\text{PS}) \\ & (\text{SP}) \leftarrow (\text{SP}) - 2\text{n}, ((\text{SP})) \leftarrow (\text{rlst}) \end{aligned}$	_ _ _	1 1 1 1	1 1 1 1		1 1 1 1	_ _ _	1 1 1 1		_ _ _	- - -
POPW A POPW AH POPW PS POPW rist	1 1 1 2	3 3 4 *2	0 0 0 *5	(c) (c) (c) *4	$\begin{aligned} & \text{word (A)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ & \text{word (AH)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ & \text{word (PS)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 \\ & \text{(rlst)} \leftarrow ((\text{SP})), (\text{SP}) \leftarrow (\text{SP}) + 2 n \end{aligned}$	_ _ _ _	*	- - * -	- * -	- - * -	- * -	- - * -	- * -	- * -	- - -
JCTX @A	1	14	0	6× (c)	Context switch instruction	_	_	*	*	*	*	*	*	*	_
AND CCR, #imm8 OR CCR, #imm8	2 2	3	0	0 0	byte (CCR) \leftarrow (CCR) and imm8 byte (CCR) \leftarrow (CCR) or imm8	-	-	*	*	*	*	*	*	*	_ _
MOV RP, #imm8 MOV ILM, #imm8	2 2	2 2	0	0 0	byte (RP) ←imm8 byte (ILM) ←imm8	-	-	_	_ _	_	-	_		-	_ _
MOVEA RWi, ear MOVEA RWi, eam MOVEA A, ear MOVEA A, eam	2 2+ 2 2+	3 2+ (a) 1 1+ (a)	1 1 0 0	0 0 0 0	word (RWi) ←ear word (RWi) ←eam word(A) ←ear word (A) ←eam	- - -	_ * *	1 1 1 1	- - -	1 1 1 1	- - -	1 1 1 1		- - -	- - -
ADDSP #imm8 ADDSP #imm16	2 3	3	0	0 0	word (SP) \leftarrow (SP) +ext (imm8) word (SP) \leftarrow (SP) +imm16	_ _	_		_ _	- -	_ _			_ _	_ _
MOV A, brgl MOV brg2, A	2 2	*1 1	0	0 0	byte (A) \leftarrow (brgl) byte (brg2) \leftarrow (A)	Z -	*	1 1	_ _	1 1	*	*		_ _	_ _
NOP ADB DTB PCB	1 1 1	1 1 1	0 0 0 0	0 0 0 0	No operation Prefix code for accessing AD space Prefix code for accessing DT space Prefix code for accessing PC space	_ _ _	1 1 1 1	1 1 1	_ _ _	1 1 1	_ _ _	1 1 1		_ _ _	- - - -
SPB NCC CMR	1 1 1	1 1 1	0 0 0	0 0 0	Prefix code for accessing SP space Prefix code for no flag change Prefix code for common register bank	- - -	- -	- -	- - -	- -	- - -	- -	- -	- - -	_ _ _

^{*1:} PCB, ADB, SSB, USB, and SPB : 1 state DTB, DPR : 2 states

^{*2:} $7 + 3 \times (pop count) + 2 \times (last register number to be popped)$, 7 when rlst = 0 (no transfer register)

^{*3: 29 +3} \times (push count) – 3 \times (last register number to be pushed), 8 when rlst = 0 (no transfer register)

^{*4:} Pop count \times (c), or push count \times (c)

^{*5:} Pop count or push count.

Table 22 Bit Manipulation Instructions [21 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	ı	s	Т	N	z	٧	С	RMW
MOVB A, dir:bp MOVB A, addr16:bp MOVB A, io:bp	3 4 3	5 5 4	0 0 0	(b) (b)	byte (A) \leftarrow (dir:bp) b byte (A) \leftarrow (addr16:bp) b byte (A) \leftarrow (io:bp) b	Z Z Z	* *		1 1 1	1 1 1	* *	* *	_ _ _	_ _ _	_ _ _
MOVB dir:bp, A MOVB addr16:bp, A MOVB io:bp, A	3 4 3	7 7 6	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) b \leftarrow (A) bit (addr16:bp) b \leftarrow (A) bit (io:bp) b \leftarrow (A)	_ _ _	1 1 1		1 1 1	1 1 1	* *	* *	_ _ _	- -	* *
SETB dir:bp SETB addr16:bp SETB io:bp	3 4 3	7 7 7	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) b \leftarrow 1 bit (addr16:bp) b \leftarrow 1 bit (io:bp) b \leftarrow 1	_ _ _	1 1 1	I I	1 1 1	1 1 1		_ _	_ 	_ 	* *
CLRB dir:bp CLRB addr16:bp CLRB io:bp	3 4 3	7 7 7	0 0 0	2× (b) 2× (b) 2× (b)	bit (dir:bp) b \leftarrow 0 bit (addr16:bp) b \leftarrow 0 bit (io:bp) b \leftarrow 0	_ _ _	1 1 1	I I	1 1 1	1 1 1		_ _ _	_ _ _	_ _ _	* *
BBC dir:bp, rel BBC addr16:bp, rel BBC io:bp, rel	4 5 4	*1 *1 *2	0 0 0	(b) (b)	Branch when (dir:bp) b = 0 Branch when (addr16:bp) b = 0 Branch when (io:bp) b = 0	_ _ _	1 1 1		1 1 1	1 1 1		* *	- -	_ _ _	_ _ _
BBS dir:bp, rel BBS addr16:bp, rel BBS io:bp, rel	4 5 4	*1 *1 *2	0 0 0	(b) (b)	Branch when (dir:bp) b = 1 Branch when (addr16:bp) b = 1 Branch when (io:bp) b = 1	_ _ _	1 1 1	I I I	1 1 1	1 1 1		* *	_ 	_ _ _	- - -
SBBS addr16:bp, rel	5	*3	0	2× (b)	Branch when (addr16:bp) b = 1, bit = 1	_	_	_	_	-	-	*	_	_	*
WBTS io:bp	3	*4	0	*5	Wait until (io:bp) b = 1	_	-	_	_	_	_	_	_	_	_
WBTC io:bp	3	*4	0	*5	Wait until (io:bp) b = 0	-	_	-	ı	_	_	_	-	_	_

^{*1: 8} when branching, 7 when not branching

Note: For an explanation of "(a)" to "(d)", refer to Table 4, "Number of Execution Cycles for Each Type of Addressing," and Table 5, "Correction Values for Number of Cycles Used to Calculate Number of Actual Cycles."

Table 23 Accumulator Manipulation Instructions (Byte/Word) [6 Instructions]

Mnemonic	#	?	RG	В	Operation	H	АН	-	s	Т	N	z	>	C	RMW
SWAP	1	3	0	0	byte (A) 0 to $7 \leftrightarrow$ (A) 8 to 15	-	-	-	-	-	-	-	-	_	_
SWAPW/XCHW A,T	1	2	0	0	word $(AH) \leftrightarrow (AL)$	_	*	_	_	_	_	_	_	_	_
EXT	1	1	0	0	byte sign extension	Χ	_	_	_	_	*	*	_	_	_
EXTW	1	2	0	0	word sign extension	_	Χ	_	_	-	*	*	_	_	_
ZEXT	1	1	0	0	byte zero extension	Ζ	_	_	—	—	R	*	_	_	_
ZEXTW	1	1	0	0	word zero extension	-	Z	-	_	_	R	*	_	1	_

^{*2: 7} when branching, 6 when not branching

^{*3: 10} when condition is satisfied, 9 when not satisfied

^{*4:} Undefined count

^{*5:} Until condition is satisfied

Table 24 String Instructions [10 Instructions]

Mnemonic	#	~	RG	В	Operation	LH	АН	I	s	Т	N	Z	٧	С	RMW
MOVS/MOVSI	2	*2	*5	*3	Byte transfer @AH+ ← @AL+, counter = RW0	-	_	١	1	-	-	1	_	-	_
MOVSD	2	*2	*5	*3	Byte transfer @AH $-\leftarrow$ @AL $-$, counter = RW0	_	-	-	_	-	_	-	_	_	-
SCEQ/SCEQI	2	*1	*5	*4	Byte retrieval (@AH+) - AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCEQD	2	*1	*5	*4	Byte retrieval (@AH–) – AL, counter = RW0	-	-	-	-	-	*	*	*	*	-
FISL/FILSI	2	6m +6	*5	*3	Byte filling @AH+ \leftarrow AL, counter = RW0	ı	-	_	ı	-	*	*	ı	ı	_
MOVSW/MOVSWI	2	*2	*8	*6	Word transfer @AH+ ← @AL+, counter = RW0	1	-	١	1	1	-	-	-	-	_
MOVSWD	2	*2	*8	*6	Word transfer $@AH-\leftarrow @AL-$, counter = RW0	-	-	-	-	-	_	-	-	_	-
SCWEQ/SCWEQI	2	*1	*8	*7	Word retrieval (@AH+) - AL, counter = RW0	_	_	_	_	_	*	*	*	*	_
SCWEQD	2	*1	*8	*7	Word retrieval (@AH–) – AL, counter = RW0	-	-	-	_	_	*	*	*	*	-
FILSW/FILSWI	2	6m +6	*8	*6	Word filling @AH+ \leftarrow AL, counter = RW0	-	_	_	-	-	*	*	-	ı	_

m: RW0 value (counter value)


n: Loop count

- *1: 5 when RW0 is 0, 4 + 7 × (RW0) for count out, and $7 \times n + 5$ when match occurs
- *2: 5 when RW0 is 0, $4 + 8 \times (RW0)$ in any other case
- *3: (b) \times (RW0) + (b) \times (RW0) when accessing different areas for the source and destination, calculate (b) separately for each.
- *4: (b) \times n
- *5: 2 × (RW0)
- *6: (c) \times (RW0) + (c) \times (RW0) when accessing different areas for the source and destination, calculate (c) separately for each.
- *7: (c) × n
- *8: 2 × (RW0)


■ ORDERING INFORMATION

Part number	Package	Remarks
MB90F428GAPF MB90F423GAPF MB90428GAPF MB90427GAPF MB90423GAPF MB90F428GPF MB90F423GPF MB90427GPF MB90427GPF MB90427GPF MB90423GPF	Plastic QFP, 100-pin (FPT-100P-M06)	
MB90F428GAPFV MB90F423GAPFV MB90428GAPFV MB90427GAPFV MB90423GAPFV MB90F428GPFV MB90F423GPFV MB90423GPFV MB90427GPFV MB90427GPFV MB90423GPFV	Plastic LQFP, 100-pin (FPT-100P-M05)	

■ PACKAGE DIMENSIONS



(Continued)



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku,

Tokyo 163-0721, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3386

http://edevice.fujitsu.com/

North and South America

FUJITSU MICROELECTRONICS, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A. Tel: +1-408-922-9000

Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: +1-800-866-8608 Fax: +1-408-922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Am Siebenstein 6-10,

D-63303 Dreieich-Buchschlag,

Germany

Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://www.fujitsu-fme.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. #05-08, 151 Lorong Chuan, New Tech Park,

Singapore 556741 Tel: +65-281-0770 Fax: +65-281-0220

http://www.fmap.com.sg/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu, Seoul 135-280

Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

F0012

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The contents of this document may not be reproduced or copied without the permission of FUJITSU LIMITED.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipments, industrial, communications, and measurement equipments, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.