

64K×16 CMOS FLASH MEMORY

GENERAL DESCRIPTION

The W29C101 is a 1-megabit, 5-volt only CMOS flash memory organized as $64K \times 16$ bits. The device can be programmed and erased in-system with a standard 5V power supply. A 12-volt VPP is not required. The unique cell architecture of the W29C101 results in fast program/erase operations with extremely low current consumption (compared to other comparable 5-volt flash memory products). The device can also be programmed and erased using standard EPROM programmers.

FEATURES

- Single 5-volt program and erase operations
- · Fast page-write operations
 - 128 words per page
 - Page program cycle: 10 mS (max.)
 - Effective word-program cycle time: 39 μS
 - Optional software-protected data write
- Fast chip-erase operation: 50 mS
- Read access time: 70/90/120 nS
- Typical page program/erase cycles: 1K/10K
- Ten-year data retention
- · Software and hardware data protection


- Low power consumption
 - Active current: 25 mA (typ.)
 - Standby current: 20 μA (typ.)
- Automatic program timing with internal VPP generation
- · End of program detection
 - Toggle bit
 - Data polling
- · Latched address and data
- TTL compatible I/O
- JEDEC standard word-wide pinouts
- Available packages: 40-pin 600 mil DIP, TSOP and 44-pin PLCC

Publication Release Date: April 1997 Revision A2


- I -



PIN CONFIGURATIONS



BLOCK DIAGRAM



PIN DESCRIPTION

| SYMBOL | PIN NAME |
|----------|---------------------|
| A0–A15 | Address Inputs |
| DQ0-DQ15 | Data Inputs/Outputs |
| CE | Chip Enable |
| ŌĒ | Output Enable |
| WE | Write Enable |
| VDD | Power Supply |
| GND | Ground |
| NC | No Connection |



FUNCTIONAL DESCRIPTION

Read Mode

The read operation of the W29C101 is controlled by $\overline{\text{CE}}$ and $\overline{\text{OE}}$, both of which have to be low for the host to obtain data from the outputs. $\overline{\text{CE}}$ is used for device selection. When $\overline{\text{CE}}$ is high, the chip is de-selected and only standby power will be consumed. $\overline{\text{OE}}$ is the output control and is used to gate data from the output pins. The data bus is in high impedance state when either $\overline{\text{CE}}$ or $\overline{\text{OE}}$ is high. Refer to the timing waveforms for further details.

Page Write Mode

The W29C101 is programmed on a page basis. Every page contains 128 words of data. If a word of data within a page is to be changed, data for the entire page must be loaded into the device. Any word that is not loaded will be erased to "FFh" during programming of the page.

The write operation is initiated by forcing \overline{CE} and \overline{WE} low and \overline{OE} high. The write procedure consists of two steps. Step 1 is the word-load cycle, in which the host writes to the page buffer of the device. Step 2 is an internal programming cycle, during which the data in the page buffers are simultaneously written into the memory array for non-volatile storage.

During the word-load cycle, the addresses are latched by the falling edge of either $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever occurs last. The data are latched by the rising edge of either $\overline{\text{CE}}$ or $\overline{\text{WE}}$, whichever occurs first. If the host loads a second word into the page buffer within a word-load cycle time (TBLC) of 200 μ S, after the initial word-load cycle, the W29C101 will stay in the page load cycle. Additional words can then be loaded consecutively. The page load cycle will be terminated and the internal programming cycle will start if no additional word is loaded into the page buffer. At to A15 specify the page address. All words that are loaded into the page buffer must have the same page address. Ao to A6 specify the word address within the page. The words may be loaded in any order; sequential loading is not required.

In the internal programming cycle, all data in the page buffers, i.e., 128 words of data, are written simultaneously into the memory array. The typical programming time is 5 mS. The entire memory array can be written in 2.6 seconds. Before the completion of the internal programming cycle, the host is free to perform other tasks such as fetching data from other locations in the system to prepare to write the next page.

Software-protected Data Write

The device provides a JEDEC-approved optional software-protected data write. Once this scheme is enabled, any write operation requires a series of three-word program commands (with specific data to a specific address) to be performed before the data load operation. The three-word load command sequence begins the page load cycle, without which the write operation will not be activated. This write scheme provides optimal protection against inadvertent write cycles, such as cycles triggered by noise during system power-up and power-down.

The W29C101 is shipped with the software data protection enabled. To enable the software data protection scheme, perform the three-word command cycle at the beginning of a page load cycle. The device will then enter the software data protection mode, and any subsequent write operation must be preceded by the three-word program command cycle. Once enabled, the software data protection will remain enabled unless the disable commands are issued. A power transition will not reset the

Publication Release Date: April 1997 Revision A2

- 3 -

■ 9852354 DOOO578 T32 ■



software data protection feature. To reset the device to unprotected mode, a six-word command sequence is required. See Table 3 for specific codes and Figure 10 for the timing diagram.

Hardware Data Protection

The integrity of the data stored in the W29C101 is also hardware protected in the following ways:

- (1) Noise/Glitch Protection: A WE pulse of less than 15 nS in duration will not initiate a write cycle.
- (2) VDD Power Up/Down Detection: The programming operation is inhibited when VDD is less than 2.5V.
- (3) Write Inhibit Mode: Forcing \overline{OE} low, \overline{CE} high, or \overline{WE} high will inhibit the write operation. This prevents inadvertent writes during power-up or power-down periods.
- (4) VDD power-on delay: When VDD has reached its sense level, the device will automatically time-out 5 mS before any write (erase/program) operation.

Data Polling (DQ7 & DQ15)- Write Status Detection

The W29C101 includes a data polling feature to indicate the end of a programming cycle. When the W29C101 is in the internal programming cycle, any attempt to read DQ7 and/or DQ15 of the last word loaded during the page/word-load cycle will receive the complement of the true data. Once the programming cycle is completed. DQ7 will show the true data.

Toggle Bit (DQ6 & DQ14)- Write Status Detection

In addition to data polling, the W29C101 provides another method for determining the end of a program cycle. During the internal programming cycle, any consecutive attempts to read DQ6 and/or DQ14 will produce alternating 0's and 1's. When the programming cycle is completed, this toggling between 0's and 1's will stop. The device is then ready for the next operation.

5-Volt-only Software Chip Erase

The chip-erase mode can be initiated by a six-word command sequence. After the command loading cycles, the device enters the internal chip erase mode, which is automatically timed and will be completed in 50 mS. The host system is not required to provide any control or timing during this operation.

Product Identification

The product ID operation outputs the manufacturer code and device code. Programming equipment automatically matches the device with its proper erase and programming algorithms.

The manufacturer and device codes can be accessed by software or hardware operation. In the software access mode, a six-word command sequence can be used to access the product ID. A read from address 0000H outputs the manufacturer code (00DAh). A read from address 0001H outputs the device code (004Fh). The product ID operation can be terminated by a three-word command sequence.

In the hardware access $\,$ mode, access to the product ID is activated by forcing $\overline{\sf CE}$ and $\overline{\sf OE}$ low, $\overline{\sf WE}$ high, and raising A9 to 12 volts.

- 4 -



TABLE OF OPERATING MODES

Operating Mode Selection

(VHH = 12V)

| MODE | | | | PINS | |
|----------------------------|-----|-----|-----|-------------------------------------|---------------------------------|
| | CE | OE | WE | ADDRESS | DQ. |
| Read | Vil | VIL | ViH | Ain | Dout |
| Write | ViL | ViH | VIL | Ain | Din |
| Standby | Vін | Х | Х | X | High Z |
| Write Inhibit | Х | ViL | Х | Х | High Z/Dout |
| | Х | Х | Viн | X | High Z/Dout |
| Output Disable | X | VIH | Х | X | High Z |
| 5-Volt Software Chip Erase | VIL | VIH | VIL | Ain | DIN |
| Product ID | VIL | Vil | ViH | A0 = VIL; A1-A15 = VIL; A9 = VHH | Manufacturer Code 00DA (Hex) |
| | VIL | VIL | ViH | A0 = VIH; A1-A15 = VIL; A9 = VHH | Device Code 004F (Hex) |

Publication Release Date: April 1997 Revision A2

- 5 -



Command Codes for Software Data Protection

| BYTE SEQUENCE | TO ENABLE P | TO ENABLE PROTECTION TO DISABLE | | OTECTION |
|---------------|-------------|---------------------------------|---------|----------|
| | ADDRESS | DATA | ADDRESS | DATA |
| 0 Write | 5555H | AAAAH | 5555H | AAAAH |
| 1 Write | 2AAAH | 5555H | 2AAAH | 5555H |
| 2 Write | 5555H | A0A0H | 5555H | 8080H |
| 3 Write | - | - | 5555H | AAAAH |
| 4 Write | - | - | 2AAAH | 5555H |
| 5 Write | - | - | 5555H | 2020H |

Software Data Protection Acquisition Flow

Software Data Protection Disable Flow **Software Data Protection Enable Flow** Load data AAAA Load data AAAA to address 5555 to address 5555 Load data 5555 Load data 5555 to address 2AAA to address 2AAA Load data A0A0 Load data 8080 address 5555 address 5555 Load data AAAA to address 5555 Load data 5555 to address 2AAA

Load data 2020 to address 5555

Notes for software program code: Data Format: DQ15-DQ0 (Hex) Address Format: A14-A0 (Hex)

> Publication Release Date: April 1997 Revision A2

9852354 0000581 527 🖿


-6-



Command Codes for Software Chip Erase

| BYTE SEQUENCE | ADDRESS | DATA |
|---------------|---------|-------|
| 0 Write | 5555H | AAAAH |
| 1 Write | 2AAAH | 5555H |
| 2 Write | 5555H | 8080H |
| 3 Write | 5555H | AAAAH |
| 4 Write | 2AAAH | 5555H |
| 5 Write | 5555H | 1010H |

Software Chip Erase Acquisition Flow



Notes for software chip erase: Data Format: DQ15-DQ0 (Hex) Address Format: A14-A0 (Hex)

> Publication Release Date: April 1997 Revision A2

- 7 -


■ 9852354 0000582 463 ■



Command Codes for Product Identification

| BYTE SEQUENCE | ALTERNATE SO PRODUCTIDE ENT | NTIFICATION | SOFTWARE IDENTIFICAT | | SOFTWARE IDENTIFICATIO | |
|------------------|-----------------------------------|-------------|-------------------------|-------|---------------------------|------|
| | ADDRESS | DATA | ADDRESS | DATA | ADDRESS | DATA |
| 0 Write | 5555H | AAH | 5555H | AAH | 5555H | AAH |
| 1 Write | 2AAAH | 55H | 2AAAH | 55H | 2AAAH | 55H |
| 2 Write | 5555H | 90H | 5555H | 80H | 5555H | F0H |
| 3 Write | - | - | 5555H | AAH | - | - |
| 4 Write | - | - | 2AAAH | 55H | - | - |
| 5 Write | - | - | 5555H | 60H | - | - |
| | Pause ' | 10 mS | Pause | 10 mS | Pause 10 mS | |

Software Product Identification Acquisition Flow



Notes for software product identification:

- (1) Data format: DQ15-DQ0 (Hex); address format: A14-A0 (Hex).
- (2) A1-A15 = VIL; manufacture code is read for A0 = V; device code is read for A0 = VI.
- (3) The device does not remain in identification mode if power down.
- (4) The device returns to standard operation mode.
- (5) This product supports both the JEDEC standard 3 byte command code sequence and original 6 byte command code sequence. For new designs, Winbond recommends that the 3 byte command code sequence be used.



DC CHARACTERISTICS

Absolute Maximum Ratings

| PARAMETER | RATING | UNIT |
|---|------------------|------|
| Power Supply Voltage to Vss Potential | -0.5 to +7.0 | V |
| Operating Temperature | 0 to +70 | °C |
| Storage Temperature | -65 to +150 | °C |
| D.C. Voltage on Any Pin to Ground Potential except OE | -0.5 to VDD +1.0 | V |
| Transient Voltage (<20 nS) on Any Pin to Ground Potential | -1.0 to VDD +1.0 | V |
| Voltage on A9 and OE Pin to Ground Potential | -0.5 to 12.5 | V |

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability the device.

DC Operating Characteristics

(VDD = $5.0V \pm 10\%$, Vss = 0V, TA = 0 to 70° C)

| PARAMETER | SYM. | TEST CONDITIONS | | LIMITS | · | UNIT |
|-----------------------------|------|--|------|--------|------|------|
| | | | MIN. | TYP. | MAX. | |
| Power Supply Current | Icc | CE=OE= VIL, WE= VIH, all I/Os open | - | 25 | 60 | mA |
| | | Address inputs = VIL/VIH, at f = 5 MHz | | | | |
| Standby VDD Current | ISB1 | CE = VIH, all I/Os open | - | 2 | 3 | mA |
| (TTL input) | | Other inputs = VIL/VIH | | | | |
| Standby VDD Current | ISB2 | CE = VDD -0.3V, all I/Os open | - | 20 | 200 | μA |
| (CMOS input) | | Other inputs = VDD -0.3V/GND | | | | |
| Input Leakage Current | İLI | VIN = GND to VDD | • | - | 10 | μА |
| Output Leakage Current | ILO | VOUT = GND to VDD | - | - | 10 | μА |
| Input Low Voltage | VIL | - | - | - | 0.8 | V |
| Input High Voltage | ViH | - | 2.0 | - | - | V |
| Output Low Voltage | Vol | IOL = 2.1 mA | - | - | 0.45 | V |
| Output High Voltage | Vон | IOH = -0.4 mA | 2.4 | - | - | V |
| Output High Voltage CMOS | VOH2 | IOH = -100 μA; Vcc = 4.5V | 4.2 | - | - | ٧ |



Power-up Timing

| PARAMETER | SYMBOL | TYPICAL | UNIT |
|-----------------------------|-----------|---------|------|
| Power-up to Read Operation | Tpu.READ | 100 | μS |
| Power-up to Write Operation | TPU.WRITE | 5 | mS |

CAPACITANCE

 $(VDD = 5.0V, TA = 25^{\circ} C, f = 1 MHz)$


| PARAMETER | SYMBOL | CONDITIONS | MAX. | UNIT |
|---------------------|--------|------------|------|------|
| I/O Pin Capacitance | CI/O | VI/O = 0V | 12 | pf |
| Input Capacitance | CIN | VIN = 0V | 6 | pf |

AC CHARACTERISTICS

AC Test Conditions

| PARAMETER | CONDITIONS |
|---------------------------|--|
| Input Pulse Levels | 0V to 3.0V |
| Input Rise/Fall Time | <5 nS |
| Input/Output Timing Level | 1.5V/1.5V |
| Output Load | 1 TTL Gate and CL = 100 pF for 90/120 nS CL = 30 pF for 70 nS |

AC Test Load and Waveform



- 10 -



AC Characteristics, continued

Read Cycle Timing Parameters

 $(VDD = 5.0V \pm 10\%, VDD = 5.0V \pm 5\% \text{ for 70 nS}, Vss = 0V, TA = 0 to 70^{\circ} C)$

| PARAMETER | SYM. | W29C101-70 W29C10 | | 101-90 | 101-90 W29C101-12 | | UNIT | |
|---------------------------------|------|-------------------|------|--------|-------------------|------|------|----|
| | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| Read Cycle Time | TRC | 70 | - | 90 | - | 120 | - | nS |
| Chip Enable Access Time | TCE | - | 70 | - | 90 | - | 120 | nS |
| Address Access Time | TAA | - | 70 | - | 90 | - | 120 | nS |
| Output Enable Access Time | TOE | - | 35 | - | 45 | - | 60 | nS |
| CE High to High-Z Output | Tchz | - | 25 | - | 25 | - | 30 | nS |
| OE High to High-Z Output | Тонz | - | 25 | - | 25 | - | 30 | nS |
| Output Hold from Address Change | Тон | 0 | _ | 0 | - | 0 | - | nS |

Byte/Page-write Cycle Timing Parameters

| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNIT |
|---------------------------------|--------|------|------|------|------|
| Write Cycle (erase and program) | Twc | - | | 10 | mS |
| Address Setup Time | TAS | 0 | - | - | nS |
| Address Hold Time | Тан | 50 | - | - | nS |
| WE and CE Setup Time | Tcs | 0 | - | - | nS |
| WE and CE Hold Time | Тсн | 0 | - | - | nS |
| OE High Setup Time | Toes | 0 | - | - | nS |
| OE High Hold Time | TOEH | 0 | - | - | nS |
| CE Pulse Width | Тср | 70 | - | - | nS |
| WE Pulse Width | TWP | 70 | - | - | nS |
| WE High Width | TWPH | 100 | - | - | nS |
| Data Setup Time | Tos | 50 | - | - | nS |
| Data Hold Time | Трн | 0 | - | - | nS |
| Byte Load Cycle Time | TBLC | - | - | 150 | μS |

Notes:

All AC timing signals observe the following guidelines for determining setup and hold times:

(a) High level signal's reference levels ViH. (b) Low level signal's reference level is χ .

Publication Release Date: April 1997 Revision A2

- 11 -



AC Characteristics, continued

DATA Polling Characteristics (1)

| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNIT |
|-----------------------------------|--------|------|------|------|------|
| Data Hold Time | TDH | 10 | - | - | nS |
| OE Hold Time | Тоен | 10 | - | - | nS |
| OE to Output Delay ⁽²⁾ | TOE | - | - | - | nS |
| Write Recovery Time | Twr | 0 | - | - | nS |

Notes:

- (1) These parameters are characterized and not 100% tested.
- (2) See TOE spec in A.C. Read Cycle Timing Parameters

Toggle Bit Characteristics (1)

| PARAMETER | SYMBOL | MIN. | TYP. | MAX. | UNIT |
|-----------------------------------|--------|------|------|------|------|
| Data Hold Time | TDH | 10 | - | _ | nS |
| OE Hold Time | TOEH | 10 | - | - | nS |
| OE to Output Delay ⁽²⁾ | TOE | - | - | - | nS |
| OE High Pulse | ТОЕНР | 150 | - | - | n\$ |
| Write Recovery Time | Twr | 0 | - | _ | nS |


Notes:

- (1) These parameters are characterized and not 100% tested.
- (2) See ToE spec in A.C. Read Cycle Timing Parameters




TIMING WAVEFORMS

Read Cycle Timing Diagram



WE Controlled Write Cycle Timing Diagram



Publication Release Date: April 1997


Revision A2

9852354 0000588 981


- 13 -



CE Controlled Write Cycle Timing Diagram




Page Write Cycle Timing Diagram






DATA Polling Timing Diagram



Toggle Bit Timing Diagram



Notes:


- 1. Toggling either $\overline{\text{OE}}$ or $\overline{\text{CE}}$ or both $\overline{\text{OE}}$ and $\overline{\text{CE}}$ will operate toggle bit.
- 2. Beginning and ending state of DQ6 and DQ14 may vary.
- 3. Any address location may be used but the address should not vary.

Publication Release Date: April 1997 Revision A2


- 15 -



Page Write Timing Diagram Software Data Protection Mode




Reset Software Data Protection Timing Diagram





5-Volt-only Software Chip Erase Timing Diagram



Publication Release Date: April 1997 Revision A2

- 17 -



ORDERING INFORMATION

| PART NO. | ACCESS TIME | POWER SUPPLY CURRENT MAX. | STANDBY VDD CURRENT MAX. | PACKAGE | CYCLE |
|--------------|----------------|---------------------------|-----------------------------|-----------------------------|-------|
| | (nS) | (mA) | (μ Α) | | |
| W29C101-70 | 70 | 60 | 200 | 600 mil DIP | 1K |
| W29C101-90 | 90 | 60 | 200 | 600 mil DIP | 1K |
| W29C101-12 | 120 | 60 | 200 | 600 mil DIP | 1K |
| W29C101Q-70 | 70 | 60 | 200 | 40-pin TSOP (10 mm × 14 mm) | 1K |
| W29C101Q-90 | 90 | 60 | 200 | 40-pin TSOP (10 mm × 14 mm) | 1K |
| W29C101Q-12 | 120 | 60 | 200 | 40-pin TSOP (10 mm × 14 mm) | 1K |
| W29C101T-70 | 70 | .60 | 200 | 40-pin TSOP (10 mm × 20 mm) | 1K |
| W29C101T-90 | 90 | 60 | 200 | 40-pin TSOP (10 mm × 20 mm) | 1K |
| W29C101T-12 | 120 | 60 | 200 | 40-pin TSOP (10 mm × 20 mm) | 1K |
| W29C101P-70 | 70 | 60 | 200 | 44-pin PLCC | 1K |
| W29C101P-90 | 90 | 60 | 200 | 44-pin PLCC | 1K |
| W29C101P-12 | 120 | 60 | 200 | 44-pin PLCC | 1K |
| W29C101-70B | 70 | 60 | 200 | 600 mil DIP | 10K |
| W29C101-90B | 90 | 60 | 200 | 600 mil DIP | 10K |
| W29C101-12B | 120 | 60 | 200 | 600 mil DIP | 10K |
| W29C101Q-70B | 70 | 60 | 200 | 40-pin TSOP (10 mm × 14 mm) | 10K |
| W29C101Q-90B | 90 | 60 | 200 | 40-pin TSOP (10 mm × 14 mm) | 10K |
| W29C101Q-12B | 120 | 60 | 200 | 40-pin TSOP (10 mm × 14 mm) | 10K |
| W29C101T-70B | 70 | 60 | 200 | 40-pin TSOP (10 mm × 20 mm) | 10K |
| W29C101T-90B | 90 | 60 | 200 | 40-pin TSOP (10 mm × 20 mm) | 10K |
| W29C101T-12B | 120 | 60 | 200 | 40-pin TSOP (10 mm × 20 mm) | 10K |
| W29C101P-70B | 70 | 60 | 200 | 44-pin PLCC | 10K |
| W29C101P-90B | 90 | 60 | 200 | 44-pin PLCC | 10K |
| W29C101P-12B | 120 | 60 | 200 | 44-pin PLCC | 10K |


Notes:

- 1. Winbond reserves the right to make changes to its products without prior notice.
- 2. Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.




PACKAGE DIMENSIONS

40-pin PDIP



44-pin PLCC




Publication Release Date: April 1997 Revision A2

- 19 -



Package Dimensions, continued

40-pin TSOP (10 mm • 14 mm)



40-pin TSOP (10 mm • 20 mm)

