2231 CALLE DE LUNA, SANTA CLARA, CA 95054 Telephone: (408) 748-7700 Fax: (408) 980-8209

# CAT28F010/28F010I

## 1 Megabit (128K x 8) CMOS FLASH MEMORY

## **Preliminary**


#### DESCRIPTION

The CAT28F010/28F010I is a high speed 128K x 8-bit electrically erasable and reprogrammable Flash memory, ideally suited for applications requiring in-system or after-sale code updates. Electrical erasure of the full memory contents is achieved typically within 1 second.

The CAT28F010/28F010I features 'Speed Programming' capability, by which four bytes of the same data can be programmed simultaneously. This mode helps reduce the program (all bytes to 00H) time required prior to erasure.

It is pin and Read timing compatible with standard EPROM and EEPROM devices. Programming and Erase are performed through an operation and verify algorithm. The instructions are input via the I/O bus, using a two write cycle scheme. Address and Data are latched to free the I/O bus and address bus during the write operation. The CAT28F010/28F010I is packaged in a JEDECstandard 32-pin plastic DIP and CERDIP or 32-pin PLCC package:


#### 32 Pin PLCC



#### **FEATURES**


- Fast Access Time: 120/150/200 ns
- CMOS Low Power consumption:
  - Active: 30 mA max (CMOS/TTL levels)
  - Standby: 1 mA max (TTL levels)
  - Standby: 100 μA max (CMOS levels)
- High Speed Programming:
  - 10 μS per byte
  - 1 Sec Typ Chip Program
- 12.0V ± 5% Programming and Erase voltage
- Stop Timer for Program/Erase
- On-chip Address and Data Latches
- JEDEC Standard pinouts:
  - 32-pin DIP
  - 32-pin PLCC
- 10,000 Cycle Endurance
  - 10 Year Data Retention
- Electronic Signature

#### 32 Pin DIP and CERDIP



Preliminary

### **BLOCK DIAGRAM**



#### **PIN DESCRIPTION**

Pin Name	Туре	Name and Function	
Ao - A <sub>16</sub>	Input	Address Inputs for memory addressing	
1/00 - 1/07	1/0	Data Input/Output	
CE	Input	Chip Enable	
ŌĒ	Input	Output Enable	
WE	Input	Write Enable	
Vcc	-	Voltage Supply	
Vss	-	Ground	
Vpp	•	Program/Erase Voltage Supply	

# CAPACITANCE: TA = 25°C, f = 1.0 MHz

Symbol	Parameter	Conditions	Lir	Unit	
			Min.	Max.	
C <sub>IN</sub> <sup>(1)</sup>	Input Pin Capacitance	V <sub>IN</sub> = 0.0 V	-	6.0	pF
Сол <sup>(1)</sup>	Output Pin Capacitance	V <sub>OUT</sub> = 0.0 V	•	10.0	pF
C <sub>VPP</sub> <sup>(1)</sup>	V <sub>PP</sub> Supply Capacitance	V <sub>PP</sub> = 0.0 V	•	25.0	ρF

NOTE: (1) This parameter is tested initially and after a design or process change that affects the parameter.

#### **ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias	1°C to ±95 °C
Storage Temperature	°C to +125°C
Voltage on Any Pin with Respect to Ground	0V to +7.0V <sup>(1)</sup>
Voltage on Pin As with Respect to Ground	DV to +13.5V <sup>(1)</sup>
VPP with Respect to Ground during Erase/Program	ϽV to +14.0V <sup>(1)</sup>
Voc with Respect to Ground	0V to +7.0V <sup>(1)</sup>
Package Power Dissipation Capability (T <sub>A</sub> = 25°C)	0 W
Lead Soldering Temperature (10 secs)	<b>00°</b> C
Output Short Circuit Current 10	0 mA <sup>(2)</sup>

#### **FUNCTION TABLE**

Pins	CE	ŌĒ	WE	Vpp	1/0	NOTES
lead	VIL	VIL	V <sub>IH</sub>	VPPL	Рост	
Output disable	VIL	ViH	V <sub>IH</sub>	×	High-Z	
Standby	ViH	х	х	VPPL	High-Z	
Signature (MFG)	ViL	ViL	ViH	X	31H	A <sub>0</sub> = V <sub>IL</sub> , A <sub>9</sub> = 12V
Signature (Device)	ViL	VıL	V <sub>IH</sub>	х	В4Н	A <sub>0</sub> = V <sub>iH</sub> , A <sub>9</sub> = 12V
Program/Erase	VIL	ViH	VIL	VPPH	DiN	See Command Table
Write Cycle	VIL	ViH	V <sub>IL</sub>	Vppн	DIN	During Write Cycle
Read Cycle	VIL	VIL	ViH	VPPH	Dout	During Write Cycle

NOTE: Logic Levels: X = Logic 'Do not care' (VIH, VIL, VPPL VPPH)

#### **RELIABILITY CHARACTERISTICS**

Symbol	Parameter	Min.	Max.	Units	Test Method
N <sub>END</sub> (1)	Endurance	1K, 10K		Cycles/Byte	MIL-STD 883, Test Method 1033
TDR <sup>(1)</sup>	Data Retention	10		years	MIL-STD 883, Test Method 1008
Vzap <sup>(1)</sup>	ESD Susceptability	2000		Volts	MIL-STD 883, Test Method 3015
I <sub>LTH</sub> (1)(2)	Latch-Up	100		mA	JEDEC Standard 17

<sup>1.</sup> The minimum DC input voltage is -0.5V. During transitions inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is VCC + 0.5V, which may overshoot to VCC + 2.0V for periods of less than 20 ns.

<sup>2.</sup> Output shorted for no more than one second. No more than one output shorted at a time.

<sup>\*</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This parameter is tested initially and after a design or process change that affects the parameter.
 Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to VCC+1V.

T-46-13-27

CAT28F010/28F010I

Preliminary

#### WRITE COMMAND TABLE

Commands are written into the command register in one or two write cycles. The command register can be altered only when Vpp is high and the instruction byte is latched on the rising edge of WE. Write cycles also internally latch addresses and data required for programming and erase operations.

Pins	Fir	st Bus Cycle	<b>;</b>	Second Bus Cycle					
Mode	Operation	Address	Din	Operation	Address	Dix	Dour		
Set Read	Write	х	00Н	Read	Any	-	Dou		
Read Sig. (MFG)	Write	×	90H	Read	00	•	31H		
Read Sig. (Device)	Write	×	90H	Read	01	•	B41		
Erase	Write	x	20H	Write	х	20H	•		
Erase Verify	Write	х	AOH	Read	×	•	Dou		
Program	Write	×	40H	Write	Ain	Din	•		
Program Verify	Write	х	СОН	Read	×	-	Dou		
Speed Program	Write	х	EOH	Write	Ain	Din	-		
				Read	×	-	Dau		
Speed Prog. Verify	Write	x	СОН	Read	Note 1	-	Dou		
opecar registering				Read	Note 1	-	Dou		
,				Read	Note 1		Dou		
Reset	Write	х	FFH	Write	X	FFH	-		

#### NOTE:

<sup>1.</sup> In Speed Program, the address latched is incremented to read all combinations of A0 and A1. For example, if the address latched is 13F4H, this location will be verified (Program Verify) when OE goes low. Then the address of the other three bytes (13F5H, 13F6H and 13F7H) must be specified to verify the data.

CAT28F010/28F010I

#### **READ OPERATIONS**

#### Read Mode

A Read operation is performed with both CE and OE low and with WE high. VPP can be either high or low, however, if VPP is high, the Set READ command has to be sent before reading data (see Write Operations). The data retrieved from the I/O pins reflects the contents of the memory location corresponding to the state of the 17 address pins. The respective timing waveforms for the read operation are shown in figure 1. Refer to the AC Read characteristics for specific timing parameters.

#### Signature Mode

The signature mode allows the user to identify the IC manufacturer and the type of device while the device resides in the target system. This mode can be activated in either of two ways; through the conventional method of applying a high voltage (12V) to address pin A<sub>9</sub> or by sending an instruction to the command register (see Write Operations).

The conventional mode is entered as a regular READ mode by driving the CE and OE pins low (with WE high), and applying the required high voltage on address pin A<sub>9</sub> while all other address lines are held at VIL.

A Read cycle from address 0000H retrieves the binary code for the IC manufacturer on outputs I/Oo to I/O7:

CATALYST Code = 00110001 (31H)

A Read cycle from address 0001H retrieves the binary code for the device on outputs I/O<sub>0</sub> to I/O<sub>7</sub>.

28F010/28F010l Code = 1011 0100 (B4H)

#### Standby Mode

With CE at a logic-high level, the CAT28F010/28F010l is placed in a standby mode where most of the device circuitry is disabled, thereby substantially reducing power consumption. The outputs are placed in a high-impedance state.

#### WRITE OPERATIONS

The following operations are initiated by observing the sequence specified in the Write Command Table.

#### Read Mode

The device can be put into a standard READ mode by initiating a write cycle with 00H on the data bus. The subsequent read cycles will be performed similar to a standard EPROM or EEPROM Read.

#### Signature Mode

An alternative method for reading device signature (see Read Operations - Signature Mode), is initiated by writing the code 90H into the command register while keeping VPP high. A read cycle from address 0000H with CE and OE low (and WE high) will output the device signature.

CATALYST Code = 00110001 (31H)

A Read cycle from address 0001H retrieves the binary code for the device on outputs I/O<sub>0</sub> to I/O<sub>7</sub>.

28F010/28F010l Code = 1011 0100 (B4H)

#### **Erase Mode**

During the first Write cycle, the command 20H is written into the command register. In order to commence the erase operation, the identical command of 20H has to be written again into the register. This two-step process ensures against accidental erasure of the memory contents. The final erase cycle will be stopped at the rising edge of WE, at which time the Erase Verify command (A0H) is sent to the command register. During this cycle, the address to be verified is sent to the address bus and latched when WE goes high. An integrated stop timer allows for automatic timing control over this operation, eliminating the need for a maximum erase timing specification. Refer to AC Characteristics (Program/Erase) for specific timing parameters.

Preliminary

#### Erase-Verify Mode

The Erase-verify operation is performed on every byte after each erase pulse to verify that the bits have been erased.

#### **Programming Mode**

The programming operation is initiated using the programming algorithm of figure 2. During the first write cycle, the command 40H is written into the command register. During the second write cycle, the address of the memory location to be programmed is latched on the falling edge of WE, while the data is latched on the rising edge of WE. The program operation terminates with the next rising edge of WE. An integrated stop timer allows for automatic timing control over this operation, eliminating the need for a maximum program timing specification. Refer to AC Characteristics (Program/Erase) for specific timing parameters.

#### Program-Verify Mode

A Program-verify cycle is performed to ensure that all bits have been correctly programmed following each byte programming operation. The specific address is already latched from the write cycle just completed, and stays latched until the verify is completed. The Program-verify operation is initiated by writing COH into the command register. An internal reference generates the necessary high voltages so that the user does not need to modify Vcc. Refer to AC Characteristics (Program/Erase) for specific timing parameters.

#### **Speed Programming**

During the first write cycle, if the data E0H is sent instead of 40H, a 4 byte write operation will be performed. The next  $\overline{WE}$  cycle programs the same data into four consecutive locations. The locations written to are specified by the latched address, and by all combinations of  $A_0$  and  $A_1$ . The timings are similar to a standard programming operation.

This mode is particularly useful in reducing the erase algorithm time. When programming all bytes to 00H the speed programming mode reduces the time required by a factor of 4. Refer to figure 7 for the speed programming algorithm.

#### Speed Program Verify

To verify the four locations written,  $\overline{OE}$  must be cycled 3 more times, while specifying the address as in a Read operation.

#### Abort/Reset

An Abort/Reset command is available to allow the user to safely abort an erase or program sequence. Two consecutive program cycles with FFH on the data bus will abort an erase or a program operation. The reset/abort operation can interrupt at any time in a program or erase operation and the device is reset to the Read Mode.

### **POWER UP/DOWN PROTECTION**

The CAT28F010/28F010I offers protection against inadvertent programming during V<sub>PP</sub> and V<sub>CC</sub> power transitions. When powering up the device there is no power-on sequencing necessary. In other words, V<sub>PP</sub> and V<sub>CC</sub> may power up in any order. Additionally V<sub>PP</sub> may be hardwired to V<sub>PPH</sub> independent of the state of V<sub>CC</sub> and any power up/down cycling. The internal command register of the CAT28F010 is reset to the Read Mode on power up.

#### **POWER SUPPLY DECOUPLING**

To reduce the effect of transient power supply voltage spikes, it is good practice to use a 0.1 µF ceramic capacitor between Vcc and Vss and Vpp and Vss. These high-frequency capacitors should be placed as close as possible to the device for optimum decoupling.

CAT28F010/28F010I

DC CHARACTERISTICS  $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$  (28F010),  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$  (28F0101)

Symbol	Parameter	Lim Min	its Max	Unit	Conditions
l <sub>L1</sub>	Input Leakage Current	•	± 1.0	μА	V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub> , V <sub>CC</sub> = 5.5V, <del>OE</del> = V <sub>IH</sub>
llo	Output Leakage Current	-	± 10	μΑ	Vout = Vcc or Vss, Vcc = 5.5V, OE = V <sub>IH</sub>
Ise <sub>1</sub>	Vcc Standby Current CMOS	-	100	μА	CE = V <sub>CC</sub> ± 0.5V, V <sub>CC</sub> = 5.5V
I <sub>SB2</sub>	Vcc Standby Current TTL	•	1.0	mA	CE = V <sub>IH</sub> , V <sub>CC</sub> = 5.5V
loc <sub>1</sub>	Vcc Active Read Current	•	30	mA	Vcc = 5.5V, CE = V <sub>IL</sub> , lout = 0mA, f = 6 MHz
lcc2 <sup>(1)</sup>	Vcc Programming Current	-	15	mA	Vcc = 5.5V, Programming in Progress
locs <sup>(1)</sup>	V <sub>CC</sub> Erase Current	-	15	mA	Vcc = 5.5V, Erasure in Progress
lcc4 <sup>(1)</sup>	Vcc Prog./Erase Verify Current	•	15	mA	Vpp =Vppн, Program or Erase Verify in Progress
IPPS	V <sub>PP</sub> Standby Current	•	± 10	μА	Vpp = Vppl
lee1	Vpp Read Current	-	200	μА	VPP * VPPH
lpp2 <sup>(1)</sup>	V <sub>PP</sub> Programming Current	-	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> , Programming in Progress
IPP3 <sup>(1)</sup>	V <sub>PP</sub> Erase Current	•	30	mA	V <sub>CC</sub> = 5.5V, Erasure in Progress
1 <sub>PP4</sub> <sup>(1)</sup>	Vpp Prog./Erase Verify Current -	•	5.0	mA	V <sub>PP</sub> = V <sub>PPH</sub> , Program or Erase Verify in Progress
ViL	Input Low Level TTL	-0.5	0.8	V	
VILC	Input Low Level CMOS	-0.5	8.0	٧	
Vol	Output Low Level	-	0.45	٧	loL = 5.8mA, Vcc = 4.5V
ViH	Input High Level TTL	2.0	Vcc+0.5	٧	
ViHC	Input High Level CMOS	0.7 Vcc	Vcc+0.5	V	
Vон	Output High Level TTL	2.4	-	V	I <sub>OH</sub> = -2.5mA,V <sub>CC</sub> = 4.5V
V <sub>OH1</sub>	Output High Level CMOS	0.85 Vcc		V	I <sub>OH</sub> = -2.5mA,V <sub>CC</sub> = 4.5V
V <sub>OH2</sub>	Outhor High Level Claros	Vcc-0.4	·		I <sub>OH</sub> = -400μA,V <sub>CC</sub> = 4.5V
VıD	A <sub>9</sub> Signature Voltage	11.4	13.0	٧	Ag = V <sub>ID</sub>
lio	A <sub>e</sub> Signature Current		200	μА	As = ViD
VLO	Vcc Erase/Prog. Lockout Voltage	2.5	-	V	

NOTE:
(1) This parameter is tested initially and after a design or process change that affects the parameter.

Preliminary

## **SUPPLY CHARACTERISTICS**

Symbol	Parameter	Lim Min	its Max	Unit
Vcc	Vcc Supply Voltage	4.5	5.5	٧
VPPL	V <sub>PP</sub> during Read Operations	0	6.5	٧
VPPH	V <sub>PP</sub> during Read/Erase/Program	11.4	12.6	V

AC CHARACTERISTICS <READ Operation> Vcc = 5V± 10%, T<sub>A</sub> = 0°C to +70°C (28F010), T<sub>A</sub> = -40°C to 85°C (28F010I)

Symbol	Parameter	28F0 <sup>-</sup> Min.	10/1-12 Max.	28F01 Min.	10/1-15 Max.	28F0 <sup>-</sup> Min.	10/1-20 Max.	Unit
tac	Read Cycle Time	120		150	-	200		ns
tce	CE Access Time	-	120	-	150		200	ns
tacc	Address Access Time		120		150	-	200	ns
to∈	OE Access Time	-	50		55	-	60	ns
tон	Output Hold from Addresss OE/ CE change	0		0	-	0	-	ns
toLZ <sup>(5)(6)</sup>	OE to Output in Low-Z	0		0	-	0	-	ns
t <sub>LZ</sub> <sup>(5)(6)</sup>	CE to Output in Low-Z	0	-	0	-	0	-	ns
t <sub>DF</sub> <sup>(1)(6)</sup>	OE High to Output High-Z	-	30	•	35	-	40	ns
t <sub>EHQZ</sub> (1)(6)	CE High to Output High-Z	-	55	-	55	-	55	ns
twhgL	Write Recovery Time before Read	6	•	6		6	Ī -	μs

#### NOTES:


- 1: Output floating (High-Z) is defined as the state where the external data line is no longer driven by the output buffer.

  2. Input Rise and Fall Times (10% to 90%) < 10 ns.


  3. Input Pulse Levels = 0.45V and 2.4V.

- 4. Input and Output Timing Reference = 0.8V and 2.0V.
- 5. Low-Z is defined as the state where the external data may be driven by the output buffer but may not be valid.
- 6. This parameter is tested initially and after a design or process change that affects the parameter.

#### **AC TESTING INPUT/OUTPUT WAVEFORM**



## AC TESTING LOAD CIRCUIT (example)



CAT28F010/28F010I

#### AC CHARACTERISTICS < PROGRAM/ERASE Operation>

 $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$  (28F010),  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$  (28F010I)

Symbol	Parameter	28F0	10/1-12	28F010/I-15		28F010/I-20		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
twc	Write Cycle Time	120	-	150		200	-	ns
tas	Address Setup Time	0	-	0	-	0	-	ns
t <sub>AH</sub>	Address Hold Time	60	-	60		75	-	ns
tos	Data Setup Time	50		50		50	-	ns
ton	Data Hold Time	10	-	10	-	10		ns
tcs	CE Setup Time	0	-	0		0	-	ns
tсн	CE Hold Time	0	-	0		0	-	ns
twp	WE Pulse Width	60		60	-	60	-	ns
twpH	WE High Pulse Width	20	-	20		20		ns
twhwh1	Program Pulse Width	10		10		10	-	μs
twhwh2	Erase Pulse Width	9.5	-	9.5		9.5	-	ms
twigi	Write Recovery Time Before Read	6		6	-	6	-	μS
tghwl	Read Recovery Time Before Write	0	-	0	-	0		μS
typel	V <sub>PP</sub> Setup Time to CE	100		100		100		ns

#### NOTES:

- 1. Input Rise and Fall Times (10% to 90%) < 10 ns.
  2. Input Pulse Levels = 0.45V and 2.4V.
  3. Input and Output Timing References = 0.8V and 2.0V.
  4. Please refer to Supply characteristics for the value of VPPH and VPPL. The VPP supply can be either hardwired or switched. If VPP is switched, VPPL can be ground, less than VCC + 2.0V or a no connect with a resistor tied to ground.
- 5. Program and Erase operations are controlled by internal stop timers.

### **ERASE AND PROGRAMMING PERFORMANCE**

Parameter	Notes	28F010/I-12 28F010/I-15 28F010/I-20			20	Unit					
		Min.	Тур.	Мах.	Min.	Тур.	Max.	Min.	Тур.	Max.	
Chip Erase Time	1,2	•	1.0	10	•	1.0	10	•	1.0	30	sec
Chip Program Time	1,3	•	2	12.5	-	2	12.5	•	2	12.5	sec

NOTES:

1. Typicals' are not guaranteed, but based on characterization data. Data taken at 25 °C, 12.0V VPP.

2. Minimum byte programming time (excluding system overhead) is 16 μs (10 μs program + 6 μs write recovery), while maximum is 400 μs/byte (16 μs x 25 loops). Max chip programming time is specified lower than the worst case allowed by the programming algorithm since most bytes program significantly faster than the worst case byte.

3. Excludes 00H Programming prior to Erasure.




Figure 1. AC Timing <Read Operation>

CAT28F010/28F010I




Figure 2. Programming Algorithm

Preliminary





Figure 3. AC Timing < Programming Operation>

CAT28F010/28F010I

# Alternate CE-Controlled Writes

Symbol	Parameter	- 1	10/1-12	l	10/1-15	ł	10/1-20	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
TAVAV	Write Cycle Time	120	-	150	-	200	-	ns
tavel	Address Setup Time	0	-	0		0		ns
telax	Address Hold Time	80		80	-	95	-	ns
toven	Data Setup Time	50	-	50	-	50		ns
tenox	Data Hold Time	10	-	10		10	-	ns
t <sub>EHGL</sub>	Write Recovery Time before Read	6	-	6	-	6		μS
tghel	Read Recovery Time before Write	0	-	0		0		μS
twlEL	WE Set-up Time before CE	0	-	0	-	0		ns
tehwh	Write Enable Hold Time	0	-	0		0		ns
teren .	Write Pulse Width	70	-	70		80		ns
tehel	Write Pulse Width High	20	-	20		20	-	ns
tvpel	V <sub>PP</sub> Set-up Time to CE low	1.0	-	1.0	-	1.0		μS



14

CAT28F010/28F010I





Figure 5. Chip Erase Algorithm

Preliminary



16

CAT28F010/28F010I





Figure 7. Speed Programming Algorithm



CAT28F010/28F010I

### ORDERING INFORMATION

Part Number	Organization	Endurance Cycles	Access Time	Temp. Range	Package
CAT28F010-12	128K x 8	1000	120 ns	†	P,N,D
CAT28F010-15	128K x 8	1000	150 ns	+	P,N,D
CAT28F010-20	128K x 8	1000	200 ns	Ť	P,N,D
CAT28F010I-12	128K x 8	1000	120 ns	1	P,N,D
CAT28F010I-15	128K x 8	1000	150 ns	I	P,N,D
CAT28F010I-20	128K x 8	1000	200 ns	1	P,N,D
CAT28F010H-12	128K x 8	10,000	120 ns	†	P,N,D
CAT28F010H-15	128K x 8	10,000	150 ns	t	P,N,D
CAT28F010H-20	128K x 8	10,000	200 ns	t	P,N,D
CAT28F010HI-12	128K x 8	10,000	120 ns	ı	P,N,D
CAT28F010HI-15	128K x 8	10,000	150 ns	ı	P,N,D
CAT28F010HI-20	128K x 8	10,000	200 ns		P,N,D

#### Kev:

+ = Commercial (0°C to +70°C)

I = Industrial (-40°C to +85°C)

P = 32 Pin Plastic DIP

N = 32 Pin PLCC

D = 32 Pin CERDIP

H = 10,000 cycle endurance

T-46-13-27

#### LIMITED WARRANTY

Devices sold by Catalyst Semiconductor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Catalyst Semiconductor, Inc. makes no warranty, express, statutory, implied, or by description, regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Catalyst Semiconductor, Inc. makes no warranty of merchantability or fitness for any purpose. Catalyst Semiconductor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice. Catalyst Semiconductor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Catalyst Semiconductor, Inc. product. No other circuits, patents, licenses are implied.

#### LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Catalyst Semiconductor's products are not authorized for use as critical components in life support devices or systems.

Stock No. 100-072 10/91 TLY