




8203 64K DYNAMIC RAM CONTROLLER

- Provides All Signals Necessary to Control 64K and 16K Dynamic Memories
- Directly Addresses and Drives Up to 64 Devices Without External Drivers
- Provides Address Multiplexing and Strobes
- Provides a Refresh Timer and a Refresh Counter
- Provides Refresh/Access Arbitration
- Internal Clock Capability with the 8203-1 and the 8203-3
- Fully Compatible with Intel® 8080A, 8085A, IAPX88, and IAPX 86 Family Microprocessors
- Decodes CPU Status for Advanced Read Capability in 16K Mode with the 8203-1 and the 8203-3.
- Provides System Acknowledge and Transfer Acknowledge Signals
- Refresh Cycles May be Internally or Externally Requested (For Transparent Refresh)
- Internal Series Damping Resistors on All RAM Outputs

The Intel® 8203 is a Dynamic RAM System Controller designed to provide all signals necessary to use 64K or 16K Dynamic RAMs in microcomputer systems. The 8203 provides multiplexed addresses and address strobes, refresh logic, refresh/access arbitration. Refresh cycles can be started internally or externally. The 8203-1 and the 8203-3 support an internal crystal oscillator and Advanced Read Capability. The 8203-3 is a $\pm 5\%$ V_{CC} part.



210444-1
Figure 1. 8203 Block Diagram

Table 1. Pin Descriptions

Symbol	Pin No.	Type	Name and Function
AL ₀ AL ₁ AL ₂ AL ₃ AL ₄ AL ₅ AL ₆	6 8 10 12 14 16 18	I I I I I I I	ADDRESS LOW: CPU address inputs used to generate memory row address.
AH ₀ AH ₁ AH ₂ AH ₃ AH ₄ AH ₅ AH ₆	5 4 3 2 1 39 38	I I I I I I I	ADDRESS HIGH: CPU address inputs used to generate memory column address.
B ₀ /AL ₇ B ₁ /OP ₁ / AH ₇	24 25	I I	BANK SELECT INPUTS: Used to gate the appropriate $\overline{\text{RAS}}$ output for a memory cycle. B ₁ /OP ₁ option used to select the Advanced Read Mode. (Not available in 64K mode.) See Figure 5. When in 64K RAM Mode, pins 24 and 25 operate as the AL ₇ and AH ₇ address inputs.
$\overline{\text{PCS}}$	33	I	PROTECTED CHIP SELECT: Used to enable the memory read and write inputs. Once a cycle is started, it will not abort even if $\overline{\text{PCS}}$ goes inactive before cycle completion.
WR	31	I	MEMORY WRITE REQUEST.
$\overline{\text{RD}}/\text{S1}$	32	I	MEMORY READ REQUEST: S1 function used in Advanced Read mode selected by OP ₁ (pin 25).
REFRQ/ ALE	34	I	EXTERNAL REFRESH REQUEST: ALE function used in Advanced Read mode, selected by OP ₁ (pin 25).
$\overline{\text{OUT}}_0$ $\overline{\text{OUT}}_1$ $\overline{\text{OUT}}_2$ $\overline{\text{OUT}}_3$ $\overline{\text{OUT}}_4$ $\overline{\text{OUT}}_5$ $\overline{\text{OUT}}_6$	7 9 11 13 15 17 19	O O O O O O O	OUTPUT OF THE MULTIPLEXER: These outputs are designed to drive the addresses of the Dynamic RAM array. (Note that the $\overline{\text{OUT}}_{0-7}$ pins do not require inverters or drivers for proper operation.)
$\overline{\text{WE}}$	28	O	WRITE ENABLE: Drives the Write Enable inputs of the Dynamic RAM array.
$\overline{\text{CAS}}$	27	O	COLUMN ADDRESS STROBE: This output is used to latch the Column Address into the Dynamic RAM array.
$\overline{\text{RAS}}_0$ $\overline{\text{RAS}}_1$ $\overline{\text{RAS}}_2$ / $\overline{\text{OUT}}_7$ $\overline{\text{RAS}}_3/\text{B}_0$	21 22 23 26	O O O I/O	ROW ADDRESS STROBE: Used to latch the Row Address into the bank of dynamic RAMs, selected by the 8203 Bank Select pins (B ₀ , B ₁ /OP ₁). In 64K mode, only $\overline{\text{RAS}}_0$ and $\overline{\text{RAS}}_1$ are available; pin 23 operates as $\overline{\text{OUT}}_7$ and pin 26 operates as the B ₀ bank select input.
XACK	29	O	TRANSFER ACKNOWLEDGE: This output is a strobe indicating valid data during a read cycle or data written during a write cycle. XACK can be used to latch valid data from the RAM array.

Table 1. Pin Descriptions (Continued)

Symbol	Pin No.	Type	Name and Function
$\overline{\text{SACK}}$	30	O	SYSTEM ACKNOWLEDGE: This output indicates the beginning of a memory access cycle. It can be used as an advanced transfer acknowledge to eliminate wait states. (Note: If a memory access request is made during a refresh cycle, $\overline{\text{SACK}}$ is delayed until $\overline{\text{XACK}}$ in the memory access cycle).
X_0/OP_2 X_1/CLK	36 37	I/O I/O	OSCILLATOR INPUTS: These inputs are designed for a quartz crystal to control the frequency of the oscillator. If X_0/OP_2 is shorted to pin 40 (V_{CC}) or if X_0/OP_2 is connected to +12V through a 1 K Ω resistor then X_1/CLK becomes a TTL input for an external clock. (Note: Crystal mode for the 8203-1 and the 8203-3 only).
16K/ $\overline{64K}$	35	I	MODE SELECT: This input selects 16K mode or 64K mode. Pins 23–26 change function based on the mode of operation.
V_{CC}	40		POWER SUPPLY: +5V.
GND	20		GROUND.

FUNCTIONAL DESCRIPTION

The 8203 provides a complete dynamic RAM controller for microprocessor systems as well as expansion memory boards.

The 8203 has two modes, one for 16K dynamic RAMs and one for 64Ks, controlled by pin 35.




Figure 3. Crystal Operation for the 8203-1 and 8203-3

All 8203 timing is generated from a single reference clock. This clock is provided via an external oscillator or an on-chip crystal oscillator. All output signal

transitions are synchronous with respect to this clock reference, except for the trailing edges of the CPU handshake signals $\overline{\text{SACK}}$ and $\overline{\text{XACK}}$.

CPU memory requests normally use the $\overline{\text{RD}}$ and $\overline{\text{WR}}$ inputs. The Advanced-Read mode allows ALE and S1 to be used in place of the $\overline{\text{RD}}$ input.

Failsafe refresh is provided via an internal timer which generates refresh requests. Refresh requests can also be generated via the REFRQ input.

An on-chip synchronizer/arbitrator prevents memory and refresh requests from affecting a cycle in progress. The READ, WRITE, and external REFRESH requests may be asynchronous to the 8203 clock; on-chip logic will synchronize the requests, and the arbitrator will decide if the requests should be delayed, pending completion of a cycle in progress.

16K/64 Option Selection

Pin 35 is a strap input that controls the two 8203 modes. Figure 4 shows the four pins that are multiplexed. In 16K mode (pin 35 tied to V_{CC} or left open), the 8203 has two Bank Select inputs to select one of four RAS outputs. In this mode, the 8203 is exactly compatible with the Intel 8202A Dynamic RAM Controller. In 64K mode (pin 35 tied to GND), there is only one Bank Select input (pin 26) to select the two RAS outputs. More than two banks of 64K dynamic RAMs can be used with external logic.

leave the IDLE state to perform the desired cycle. If no other cycles are pending, the 8203 will return to the IDLE state.

Test Cycle

The TEST Cycle is used to check operation of several 8203 internal functions. TEST cycles are requested by activating the PCS, RD and WR inputs. The TEST Cycle will reset the refresh address counter and perform a WRITE Cycle. The TEST Cycle should not be used in normal system operation, since it would affect the dynamic RAM refresh.

Refresh Cycles

The 8203 has two ways of providing dynamic RAM refresh:

- 1) Internal (failsafe) refresh
- 2) External (hidden) refresh

Both types of 8203 refresh cycles activate all of the \overline{RAS} outputs, while \overline{CAS} , \overline{WE} , \overline{SACK} , and \overline{XACK} remain inactive.

Internal refresh is generated by the on-chip refresh timer. The timer uses the 8203 clock to ensure that refresh of all rows of the dynamic RAM occurs every 2 milliseconds (128 cycles) or every 4 milliseconds (256 cycles). If REFRQ is inactive, the refresh timer will request a refresh cycle every 10–16 microseconds.

External refresh is requested via the REFRQ input (pin 34). External refresh control is not available when the Advanced-Read mode is selected. External refresh requests are latched, then synchronized to the 8203 clock.

The arbiter will allow the refresh request to start a refresh cycle only if the 8203 is not in the middle of a cycle.

When the 8203 is in the idle state a simultaneous memory request and external refresh request will result in the memory request being honored first. This 8203 characteristic can be used to "hide" refresh cycles during system operation. A circuit similar to Figure 7 can be used to decode the CPU's instruction fetch status to generate an external refresh request. The refresh request is latched while the 8203 performs the instruction fetch; the refresh cycle will start immediately after the memory cycle is completed, even if the \overline{RD} input has not gone inactive. If the CPU's instruction decode time is long enough, the 8203 can complete the refresh cycle before the next memory request is generated.

If the 8203 is not in the idle state then a simultaneous memory request and an external refresh request may result in the refresh request being honored first.




Figure 7. Hidden Refresh

Certain system configurations require complete external refresh requests. If external refresh is requested faster than the minimum internal refresh timer (t_{REF}), then, in effect, all refresh cycles will be caused by the external refresh request, and the internal refresh timer will never generate a refresh request.

Read Cycles

The 8203 can accept two different types of memory Read requests:

- 1) Normal Read, via the \overline{RD} input
- 2) Advanced Read, using the S1 and ALE inputs (16K mode only)

The user can select the desired Read request configuration via the B_1/OP_1 hardware strapping option on pin 25.

	Normal Read	Advanced Read
Pin 25	B_1 Input	OP_1 (+ 12V)
Pin 32	\overline{RD} Input	S1 Input
Pin 34	REFRQ Input	ALE Input
# RAM Banks	4 (\overline{RAS}_{0-3})	2 (\overline{RAS}_{2-3})
Ext. Refresh	Yes	No

Figure 8. 8203 Read Options

Normal Reads are requested by activating the \overline{RD} input, and keeping it active until the 8203 responds with an \overline{XACK} pulse. The \overline{RD} input can go inactive as soon as the command hold time (t_{CHS}) is met.

Advanced Read cycles are requested by pulsing ALE while S1 is active; if S1 is inactive (low) ALE is ignored. Advanced Read timing is similar to Normal Read timing, except the falling edge of ALE is used as the cycle start reference.

If a Read cycle is requested while a refresh cycle is in progress, then the 8203 will set the internal delayed-SACK latch. When the Read cycle is eventually started, the 8203 will delay the active SACK transition until XACK goes active, as shown in the A.C. timing diagrams. This delay was designed to compensate for the CPU's READY setup and hold times. The delayed-SACK latch is cleared after every READ cycle.

Based on system requirements, either SACK or XACK can be used to generate the CPU READY signal. XACK will normally be used; if the CPU can tolerate an advanced READY, then SACK can be used, but only if the CPU can tolerate the amount of advance provided by SACK. If SACK arrives too early to provide the appropriate number of WAIT states, then either XACK or a delayed form of SACK should be used.

Write Cycles

Write cycles are similar to Normal Read cycles, except for the WE output. WE is held inactive for Read cycles, but goes active for Write cycles. All 8203 Write cycles are "early-write" cycles; WE goes active before CAS goes active by an amount of time sufficient to keep the dynamic RAM output buffers turned off.

General System Considerations

All memory requests (Normal Reads, Advanced Reads, Writes) are qualified by the PCS input. PCS should be stable, either active or inactive, prior to the leading edge of RD, WR, or ALE. Systems which use battery backup should pullup PCS to prevent erroneous memory requests.

In order to minimize propagation delay, the 8203 uses an inverting address multiplexer without latches. The system must provide adequate address setup and hold times to guarantee RAS and CAS setup and hold times for the RAM. The tAD A.C. parameter should be used for this system calculation.

The B0-B1 inputs are similar to the address inputs in that they are not latched. B0 and B1 should not be changed during a memory cycle, since they directly control which RAS output is activated.

The 8203 uses a two-stage synchronizer for the memory request inputs (RD, WR, ALE), and a separate two stage synchronizer for the external refresh input (REFRQ). As with any synchronizer, there is always a finite probability of metastable states inducing system errors. The 8203 synchronizer was

designed to have a system error rate less than 1 memory cycle every three years based on the full operating range of the 8203.

A microprocessor system is concerned when the data is valid after RD goes low. See Figure 9. In order to calculate memory read access times, the dynamic RAM's A.C. specifications must be examined, especially the RAS-access time (tRAC) and the CAS-access time (tCAC). Most configurations will be CAS-access limited; i.e., the data from the RAM will be stable tcc,max (8203) + tCAC (RAM) after a memory read cycle is started. Be sure to add any delays (due to buffers, data latches, etc.) to calculate the overall read access time.

Since the 8203 normally performs "early-write" cycles, the data must be stable at the RAM data inputs by the time CAS goes active, including the RAM's data setup time. If the system does not normally guarantee sufficient write data setup, you must either delay the WR input signal or delay the 8203 WE output.

Delaying the WR input will delay all 8203 timing, including the READY handshake signals, SACK and XACK, which may increase the number of WAIT states generated by the CPU.




Figure 9. Read Access Time

If the WE output is externally delayed beyond the CAS active transition, then the RAM will use the falling edge of WE to strobe the write data into the RAM. This WE transition should not occur too late during the CAS active transition, or else the WE to CAS requirements of the RAM will not be met.

The RAS0-3, CAS, OUt0-7, and WE outputs contain on-chip series damping resistors (typically 20Ω) to minimize overshoot.

Some dynamic RAMs require more than 2.4V V_{IH} . Noise immunity may be improved for these RAMs by

adding pull-up resistors to the 8203's outputs. Intel RAMs do not require pull-up resistors.




Figure 10. Typical 8088 System




Figure 11. 8086/256K Byte System

210444-8

ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
 Storage Temperature -65°C to +150°C
 Voltage On Any Pin
 With Respect to Ground -0.5V to +7V
 Power Dissipation 1.6 Watts


**Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

D.C. CHARACTERISTICS $T_A = 0^\circ\text{C to } 70^\circ\text{C}$; $V_{CC} = 5.0\text{V} \pm 10\%$ ($5.0\text{V} \pm 5\%$ for 8203-3); $GND = 0\text{V}$

Symbol	Parameter	Min	Max	Units	Test Conditions
V_{CC}	Input Clamp Voltage		-1.0	V	$I_C = -5\text{ mA}$
I_{CC}	Power Supply Current		290	mA	
I_F	Forward Input Current CLK, 64K/16K Mode Select All Other Inputs(3)		-2.0 -320	mA μA	$V_F = 0.45\text{V}$ $V_F = 0.45\text{V}$
I_R	Reverse Input Current(3)		40	μA	$V_R = V_{CC}(1, 5)$
V_{OL}	Output Low Voltage SACK, XACK All Other Outputs		0.45 0.45	V V	$I_{OL} = 5\text{ mA}$ $I_{OL} = 3\text{ mA}$
V_{OH}	Output High Voltage SACK, XACK All Other Outputs	2.4 2.6		V V	$V_{IL} = 0.65\text{V}$ $I_{OH} = -1\text{ mA}$ $I_{OH} = -1\text{ mA}$
V_{IL}	Input Low Voltage		0.8	V	$V_{CC} = 5.0\text{V}(2)$
V_{IH1}	Input High Voltage	2.0	V_{CC}	V	$V_{CC} = 5.0\text{V}$
V_{IH2}	Option Voltage		V_{CC}	V	(4)
C_{IN}	Input Capacitance		30	pF	$F = 1\text{ MHz}(6)$ $V_{BIAS} = 2.5\text{V}, V_{CC} = 5\text{V}$

NOTES:

- $I_R = 200\ \mu\text{A}$ for pin 37 (CLK).
- For test mode \overline{RD} & \overline{WR} must be held at GND.
- Except for pin 36 in XTAL mode.
- 8203-1 and 8203-3 support both OP_1 and OP_2 , 8203 only supports OP_2 .



- $I_R = 150\ \mu\text{A}$ for pin 35 (Mode Select 16K/64K).
- Sampled not 100% tested, $T_A = 25^\circ\text{C}$.

210444-3

A.C. CHARACTERISTICS
 $T_J = 0^\circ\text{C to } 70^\circ\text{C}; V_{CC} = 5V \pm 10\% (5.0V \pm 5\% \text{ for } 8203\text{-}3); GND = 0V$

 Measurements made with respect to $\overline{RAS}_0\text{--}\overline{RAS}_3, \overline{CAS}, \overline{WE}, \overline{OUT}_0\text{--}\overline{OUT}_6$ are at 2.4V and 0.8V. All other pins are measured at 1.5V. All times are in ns.

Symbol	Parameter	Min	Max	Notes
t_p	Clock Period	40	54	
t_{PH}	External Clock High Time	20		
t_{PL}	External Clock Low Time—Above ($>$) 20 MHz	17		
t_{PL}	External Clock Low Time—Below (\leq) 20 MHz	20		
t_{RC}	Memory Cycle Time	$10t_p - 30$	$12t_p$	4, 5
t_{REF}	Refresh Time (128 cycles)	$264t_p$	$288t_p$	
t_{RP}	\overline{RAS} Precharge Time	$4t_p - 30$		
t_{RSH}	\overline{RAS} Hold After \overline{CAS}	$5t_p - 30$		3
t_{ASR}	Address Setup to \overline{RAS}	$t_p - 30$		3
t_{RAH}	Address Hold From \overline{RAS}	$t_p - 10$		3
t_{ASC}	Address Setup to \overline{CAS}	$t_p - 30$		3
t_{CAH}	Address Hold from \overline{CAS}	$5t_p - 20$		3
t_{CAS}	\overline{CAS} Pulse Width	$5t_p - 10$		
t_{WCS}	\overline{WE} Setup to \overline{CAS}	$t_p - 40$		
t_{WCH}	\overline{WE} Hold After \overline{CAS}	$5t_p - 35$		8
t_{RS}	$\overline{RD}, \overline{WR}, \text{ALE}, \text{REFRQ}$ Delay From \overline{RAS}	$5t_p$		2, 6
t_{MRP}	$\overline{RD}, \overline{WR}$ Setup to \overline{RAS}	0		5
t_{RMS}	REFRQ Setup to $\overline{RD}, \overline{WR}$	$2t_p$		6
t_{RMP}	REFRQ Setup to \overline{RAS}	$2t_p$		5
t_{PCS}	\overline{PCS} Setup to $\overline{RD}, \overline{WR}, \text{ALE}$	20		
t_{AL}	S1 Setup to ALE	15		
t_{LA}	S1 Hold From ALE	30		
t_{CR}	$\overline{RD}, \overline{WR}, \text{ALE}$ to \overline{RAS} Delay	$t_p + 30$	$2t_p + 70$	2
t_{CC}	$\overline{RD}, \overline{WR}, \text{ALE}$ to \overline{CAS} Delay	$t_p + 25$	$4t_p + 85$	2
t_{SC}	CMD Setup to Clock	15		1
t_{MRS}	$\overline{RD}, \overline{WR}$ Setup to REFRQ	5		2
t_{CA}	$\overline{RD}, \overline{WR}, \text{ALE}$ to \overline{SACK} Delay		$2t_p + 47$	2, 9
t_{CX}	\overline{CAS} to \overline{XACK} Delay	$5t_p - 25$	$5t_p + 20$	
t_{CS}	\overline{CAS} to \overline{SACK} Delay	$5t_p - 25$	$5t_p + 40$	2, 10
t_{ACK}	\overline{XACK} to \overline{CAS} Setup	10		
t_{XW}	\overline{XACK} Pulse Width	$t_p - 25$		7
t_{CK}	$\overline{SACK}, \overline{XACK}$ Turn-Off Delay		35	
t_{KCH}	CMD Inactive Hold After $\overline{SACK}, \overline{XACK}$	10		

A.C. CHARACTERISTICS (Continued)

$T_J = 0^\circ\text{C}$ to 70°C ; $V_{CC} = 5\text{V} \pm 10\%$ ($5.0\text{V} \pm 5\%$ for 8203-3); $\text{GND} = 0\text{V}$
 Measurements made with respect to $\overline{\text{RAS}}_0$ – $\overline{\text{RAS}}_3$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OUT}}_0$ – $\overline{\text{OUT}}_6$ are at 2.4V and 0.8V. All other pins are measured at 1.5V. All times are in ns.


Symbol	Parameter	Min	Max	Notes
t_{LL}	REFRQ Pulse Width	20		
t_{CHS}	CMD Hold Time	30		11
t_{RFR}	REFRQ to $\overline{\text{RAS}}$ Delay		$4t_p + 100$	6
t_{WW}	$\overline{\text{WR}}$ to $\overline{\text{WE}}$ Delay	0	50	8
t_{AD}	CPU Address Delay	0	40	3

NOTES:

- t_{SC} is a reference point only. ALE, $\overline{\text{RD}}$, $\overline{\text{WR}}$, and REFRQ inputs do not have to be externally synchronized to 8203 clock.
- If t_{RS} min and t_{MRS} min are met then t_{CA} , t_{CR} , and t_{CC} are valid, otherwise t_{CS} is valid.
- t_{ASR} , t_{RAH} , t_{ASC} , t_{CAH} , and t_{RSH} depend upon B_0 – B_1 and CPU address remaining stable throughout the memory cycle. The address inputs are not latched by the 8203.
- For back-to-back refresh cycles, t_{RC} max = 13 t_p .
- t_{RC} max is valid only if t_{RMP} min is met (READ, WRITE followed by REFRESH) or t_{MRP} min is met (REFRESH followed by READ, WRITE).
- t_{RFR} is valid only if t_{RS} min and t_{MRS} min are met.
- t_{XW} min applies when $\overline{\text{RD}}$, $\overline{\text{WR}}$ has already gone high. Otherwise $\overline{\text{XACK}}$ follows $\overline{\text{RD}}$, $\overline{\text{WR}}$.
- $\overline{\text{WE}}$ goes high according to t_{WCH} or t_{WW} , whichever occurs first.
- t_{CA} applies only when in normal SACK mode.
- t_{CS} applies only when in delayed SACK mode.
- t_{CHS} must be met only to ensure a SACK active pulse when in delayed SACK mode. $\overline{\text{XACK}}$ will always be activated for at least t_{XW} ($t_p - 25$ ns). Violating t_{CHS} min does not otherwise affect device operation.


WAVEFORMS

Normal Read or Write Cycle




WAVEFORMS (Continued)

Advanced Read Mode




Memory Compatibility Timing




WAVEFORMS (Continued)

Write Cycle Timing




Read or Write Followed By External Refresh



WAVEFORMS (Continued)

External Refresh Followed By Read or Write



Clock and System Timing





Table 2. 8203 Output Loading. All specifications are for the Test Load unless otherwise noted.

Pin	Test Load
SACK, XACK	$C_L = 30 \text{ pF}$
$\overline{\text{OUT}}_0 - \overline{\text{OUT}}_6$	$C_L = 160 \text{ pF}$
$\overline{\text{RAS}}_0 - \overline{\text{RAS}}_3$	$C_L = 60 \text{ pF}$
$\overline{\text{WE}}$	$C_L = 224 \text{ pF}$
$\overline{\text{CAS}}$	$C_L = 320 \text{ pF}$

A.C. TESTING LOAD CIRCUIT



The typical rising and falling characteristic curves for the $\overline{\text{OUT}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ output buffers can be used to determine the effects of capacitive loading on the A.C. Timing Parameters. Using this design tool in conjunction with the timing waveforms, the designer can determine typical timing shifts based on system capacitive load.

Example: Find the effect on t_{CR} and t_{CC} using 32 64K Dynamic RAMs configured in 2 banks.

- 1) Determine the typical $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ capacitance:
 From the data sheet $\overline{\text{RAS}} = 5 \text{ pF}$ and $\overline{\text{CAS}} = 5 \text{ pF}$.
 $\therefore \overline{\text{RAS}} \text{ load} = 80 \text{ pF} + \text{board capacitance.}$
 $\overline{\text{CAS}} \text{ load} = 160 \text{ pF} + \text{board capacitance.}$
 Assume 2 pF/in (trace length) for board capacitance and for this example 4 inches for $\overline{\text{RAS}}$ and 8 inches for $\overline{\text{CAS}}$.
- 2) From the waveform diagrams, we determine that the falling edge timing is needed for t_{CR} and t_{CC} . Next find the curve that *best* approximates the test load; i.e., 68 pF for $\overline{\text{RAS}}$ and 330 pF for $\overline{\text{CAS}}$.
- 3) If we use 88 pF for $\overline{\text{RAS}}$ loading, then t_{CR} (min.) spec should be increased by about 1 ns, and t_{CR} (max.) spec should be increased by *about* 2 ns. Similarly if we use 176 pF for $\overline{\text{CAS}}$, then t_{CC} (min.) should decrease by 3 ns and t_{CC} (max.) should decrease by about 7 ns.

