

HN29V128A1A (3.3 V/×8) HN29V128A0A (3.3 V/×16) HN29A128A1A (1.8 V/×8) HN29A128A0A (1.8 V/×16)

128M superAND Flash Memory (with internal sector management)

REJ03C0031-0300Z Rev. 3.00 Jun. 09, 2004

## **Description**

The HN29V128A1A, HN29V128A0A, HN29A128A1A, and HN29A128A0A Series is a CMOS flash memory, which uses cost effective and high performance AND type multi-level memory cell technology. Current AND flash memory requires us to support complicated operations such as sector management for defect sector and error check correction. But this series doesn't need such operations. Beside it supports wear leveling function, which is sector replacement function in case of that certain sector, reaches certain erase/write times. And power-on-auto-read function is available. It enables to read the data of the lowest sector(2k byte) without command and address data input when power is on.

Note: This product is authorized for using consumer application such as cellular phone, Therefore, please contact Renesas Technology's sales office before using other applications.

### HN29V128A1A/A0A, HN29A128A1A/A0A Series

#### **Features**

- On-board single power supply ( $V_{CC}$ ):  $V_{CC}$  = 2.7 V to 3.6 V (HN29V128A1A/HN29V128A0A) :  $V_{CC}$  = 1.70 V to 1.95 V (HN29A128A1A/HN29A128A0A)
- Operating temperature range: Ta = 0 to +70 °C
- Program/erase, rewrite endurance
  - $-10^5$  times
- Access time
  - —First access

```
80 \mus (typ) (3.3 V, \times8/\times16)
```

150 
$$\mu$$
s (typ) (1.8 V,  $\times$ 8/ $\times$ 16)

-Serial read cycle

50 ns (min)  $(3.3 \text{ V}, \times 8/\times 16)$ 

—maximum transfer rate (sequential read)

20.0 Mbyte/s (3.3 V, ×8)

40.0 Mbyte/s (3.3 V, ×16)

10.0 Mbyte/s (1.8 V, ×8)

 $20.0 \text{ Mbyte/s} (1.8 \text{ V}, \times 16)$ 

• Program time

1.2 ms (typ) /sector (2048 byte) (3.3 V,  $\times 8/\times 16$ )

2.0 ms (typ) /sector (2048 byte) (1.8 V,  $\times 8/\times 16$ )

• Erase time

2.2 ms (typ) /sector (2048 byte) (3.3 V,  $\times 8/\times 16$ )

3.5 ms (typ) /sector (2048 byte) (1.8 V, ×8/×16)

• Rewrite time

2.2 ms (typ) /sector (2048 byte) (3.3 V, ×8/×16)

3.5 ms (typ) /sector (2048 byte) (1.8 V, ×8/×16)

### HN29V128A1A/A0A, HN29A128A1A/A0A Series

• Low power dissipation (3.3 V and 1.8 V)

Standby current

 $--I_{CCS1} = 1 \text{ mA (max)}$ 

 $-I_{CCS2} = 50 \,\mu\text{A} \,(\text{max}) \,(\text{CMOS level})$ 

 $-I_{CCS3} = 10 \,\mu\text{A} \,(\text{max}) \,(3.3 \,\text{V}), \,15\mu\text{A} \,(\text{max}) \,(1.8 \,\text{V}) \,(\text{deep standby})$ 

Serial read operation current

 $-I_{CC1} = 30 \text{ mA (max)}$ 

Program/erase/rewrite operation current

 $-I_{CC2/3/4} = 60 \text{ mA (max) (program/erase/rewrite)}$ 

Sector management

Following functions are build-in flash memory component.

—Sector management:

If certain sector had been damaged, it would be replaced by the spare sector automatically.

Always 100% of sector number are available up to 10<sup>5</sup> erase/write cycles per device.

—Error check and correction:

ECC code is generated at the time of programming, and data error is checked at the time of read operation. If data error occurs, the data will be corrected automatically.

(ECC: 1-byte error correction, 2-byte error detection per 512byte page)

—Wear leveling:

To avoid erase/program/rewrite operation converge on the particular physical sector, The number of erase/program/rewrite operation will be leveled automatically by changing internal logical sector address.

• Package line up

—CSP: CSP 95-bump (TBP-95V)

## **Ordering Information**

Type No.	Operating voltage (V <sub>CC</sub> )	Organization	Package
HN29V128A1ABP-5E	3.3 V	×8	$10.0 \times 11.50 \text{ mm}^2$ , 95-bump
HN29V128A0ABP-5E	3.3 V	×16	0.8 mm ball pitch CSP (TBP-95V)
HN29A128A1ABP-8E	1.8 V	×8	Lead free
HN29A128A0ABP-8E	1.8 V	×16	_

# Pin Arrangement 95-bump CSP

						9	5-bum	p CSP						
		1	2	3	4	5	6	7	8	9	10	11	12	
	A	DU	) (DU	)								DU	DU	
	В	DU	) (DU)	)								DU	DU	
	С		DU	DU	DU	DU	DU	) (DU	)(DU	V <sub>SS</sub>		)(DU)		
	D		DU	DU	DU	DU	DU	(1/015	MRES	1/08	3)(1/07	) (DU		
	Е		DU	WE	$R/\overline{B}$	DU	DU	(1/013	)(1/06)	1/014	4) (1/016			
	F			$V_{SS}$	DSE	DU	PRE	) (1/05	)(DU	DU	$)$ $(v_{cc}$			
	G		DU	WP	DU	DU	1/03	) (DU	)(1/011	1/04	)(1/012	DU		
	Н		DU	DU	DU	DU	DU	) (1/01	1/09	1/02	2) (/010			
	J		DU	CLE	DU	DU	DU	) (DU	)(DU	DU	)(DU	)(DU)		
	K		DU	ALE	DU	DU	DU	) (DU	)(V <sub>SS</sub>	RE	CE	)(DU)		
	L	DU	DU	)								DU	DU	
	М	DU	DU	)								DU	DU	
							(TO	P View	)					

## HN29V128A1A/A0A, HN29A128A1A/A0A Series

# **Pin Description**

Name	Description
I/O1 to I/O8	Command, address, data input/output
I/O9 to I/O16	Data input/output (×8 device: DU)
CLE	Command latch enable
ALE	Address latch enable
CE	Chip enable
RE	Read enable
WE	Write enable
WP	Write protect
R/B	Ready/ <del>busy</del>
PRE	Power on auto read enable
MRES	Master reset output
DSE	Deep standby enable
V <sub>CC</sub>	Power supply
V <sub>SS</sub>	Ground
DU	Don't use

Note: 1. All V<sub>SS</sub> pins should be connected respectively.

#### Pin Function

### Chip enable : $\overline{CE}$

 $\overline{\text{CE}}$  is for selecting a chip and making the device in the active state.

During command waiting state,  $\overline{CE}=H$  makes the device standby state.

During command execution such as erase, program and rewrite,  $\overline{\text{CE}}$ =H can't stop command operation itself.

#### Read enable : RE

 $\overline{RE}$  is output enable pin and also controls read timing. Clocking  $\overline{RE}$  increments the internal address and reads out each data.

## Write enable : WE

Commands, address, and program data are latched into the device at the rising edge of  $\overline{WE}$ .

#### Command latch enable :CLE

CLE specifies the command data. When CLE=H, data on I/O bus will be recognized as the command data. The command data is latched on the rising edge of  $\overline{\text{WE}}$  with CLE=H.

#### Address latch enable :ALE

ALE specifies the address data. When ALE=H, data on I/O bus will be recognized as the address data. The address data is latched on the rising edge of  $\overline{WE}$  with ALE=H.

### Write protect : WP

WP=L disables erase, program and rewrite operation.

### Ready/busy:R/B

R/B is the output signal. It shows the internal status of the device to be ready or busy.

It is an open-drain signal and should be pulled up to V<sub>CC</sub> via suitable resistance.

#### Power on auto read enable :PRE

PRE is control pin with active high signal. PRE active Power on auto read mode and Auto read mode. If Power on auto read mode and Auto read mode are unnecessary, PRE pin should be connected to  $V_{SS}$  or open.

#### Master reset output : MRES

 $\overline{\text{MRES}}$  is the output signal and for providing a reset signal to CPU when Power on auto read mode and auto read mode are activated.  $\overline{\text{MRES}}$  going from low to high indicates that the data is ready for reading. If Power on auto read mode and Auto read mode are not activated,  $\overline{\text{MRES}}$  going from low to high indicates that the device initialization is completed after power is on.

### Deep standby enable :DSE

 $\overline{\text{DSE}}$  must be low when power is on. The device is initialized by  $\overline{\text{DSE}}$  signal low to high after power is on. During command waiting state or standby state,  $\overline{\text{DSE}} = L$  makes the device deep standby state. When DSE goes to high, the device returns from the deep standby state. During command execution,  $\overline{\text{DSE}} = L$  stops command operation and makes the device deep standby state.

### Input/output pins: I/O1 to I/O16

The I/O pins are used as input/output data and also as command and address.


I/O pins are tri-state pins and transit to the high impedance state when disabled by  $\overline{\text{CE}}$  and  $\overline{\text{RE}}$ .

I/O9 to 16 are effective for  $\times$ 16 product, but they are applied for data only.


Only I/O1 to 8 pins are used as command and address inputs for  $\times 16$  product.



## **Block Diagram**



## **Memory Map and Address**



## **Address Input**

## Case of HN29V128A1A/HN29A128A1A (×8 device)

Clock Cycle	1/08	1/07	1/06	1/05	1/04	1/03	1/02	I/O1
First cycle (CA1)	A7	A6	A5	A4	A3	A2	A1	A0
Second cycle (CA2)	L*	L*	L*	L*	L*	A10	A9	A8
Third cycle (SA1)	A18	A17	A16	A15	A14	A13	A12	A11
Fourth cycle (SA2)	L*	L*	L*	A23	A22	A21	A20	A19

Notes: 1. A0 to A8: Column address A11 to A23: Sector address A9 to A10: Page address

2. L\* must be set to "Low".

## Case of HN29V128A0A/HN29A128A0A (×16 device)

Clock Cycle	I/O8	I/O7	I/O6	1/05	I/O4	1/03	I/O2	I/O1
First cycle (CA1)	A7	A6	A5	A4	А3	A2	A1	A0
Second cycle (CA2)	L*	L*	L*	L*	L*	L*	A9	A8
Third cycle (SA1)	A17	A16	A15	A14	A13	A12	A11	A10
Fourth cycle (SA2)	L*	L*	L*	A22	A21	A20	A19	A18

Notes: 1. A0 to A7: Column address A10 to A22: Sector address

A8 to A9: Page address

2. I/O9 to I/O16:  $V_{IH}$  or  $V_{IL}$ 

3. L\* must be set to "Low".



#### **Mode Selection**

The address input, command input and data input/output operations of the device are controlled by CLE, ALE,  $\overline{\text{CE}}$ ,  $\overline{\text{WE}}$ ,  $\overline{\text{RE}}$   $\overline{\text{WP}}$  and  $\overline{\text{DSE}}$  signals. The following table shows the operation logic table.

Mode	CLE	ALE	CE	WE	RE	WP	DSE	I/O	Power
Command input	Н	L	L		Н	×	Н	Input	Active
Address input	L	Н	L		Н	×	Н	Input	Active
Data input	L	L	L		Н	×	Н	Input	Active
Data output	L	L	L	Н	<u> </u>	×	Н	Output	Active
Output deselect	L	L	L	Н	Н	×	Н	High-Z	Active
During rewriting/erasing	×	×	×	×	×	Н	Н	Input/ output	Active
Write protect	×	×	×	×	×	L	Н	Input/ output	Active/ standby
Standby	×	×	Н	×	×	×	Н	High-Z	Standby*2
Deep standby	×	×	×	×	×	×	L	High-Z	Deep standby*3

Notes: 1. H: V<sub>IH</sub> (DSE: V<sub>IHP</sub>), L: V<sub>IL</sub> (DSE: V<sub>ILP</sub>), x: V<sub>IH</sub> or V<sub>IL</sub>


- 2. When setting  $\overline{CE} = H$  during the read operation, even if it is in ready state, the device becomes the following data output waiting state and doesn't become standby mode. It becomes standby mode to set  $\overline{CE} = H$  in ready state after read stop command execution.
- 3. The device can transfer only from command waiting state or standby state to deep standby state.

### **Command Definition**

Mode	First cycle	Second cycle	Acceptance in the busy state
Data input	80H	_	
Read mode	00H	_	
Sequential read mode	0FH		
Read stop	F0H	_	Acceptance (in Read busy state only)*1
Program	10H	_	
Erase	60H	D0H	
Rewrite	1FH	_	
Status read	70H	_	Acceptance
ID read	90H	_	
Deep standby (release)	C1H	_	
Deep standby (setup)	C0H	_	

Note: 1. Not acceptable during the busy state in the sequential read mode.

## **State transition diagram**



## **Absolute Maximum Ratings**

If exceeded the following specification, the device may be damaged.

HN29V128A1A (3.3 V) HN29A128A1A (1.8 V) HN29V128A0A (3.3 V) HN29A128A0A (1.8 V)

Parameter	Symbol	Value	Value	Unit	Notes
V <sub>CC</sub> voltage	V <sub>CC</sub>	-0.6 to +4.6	-0.6 to +2.45	V	1
V <sub>SS</sub> voltage	Vss	0	0	V	
Input voltage	V <sub>IN</sub>	-0.6 to +4.6	-0.6 to +2.45	V	1, 2
Input/output voltage	V <sub>I/O</sub>	$-0.6$ to $V_{CC} + 0.3$ ( $\leq 4.6$ )	$-0.6$ to $V_{CC} + 0.3$ ( $\leq 2.45$ )	V	
Operating temperature range	Topr	0 to +70	0 to +70	°C	
Storage temperature range	Tstg	-55 to +125	-55 to +125	°C	3

Notes: 1. Relative to V<sub>SS</sub>.

- 2.  $V_{IN}$ ,  $V_{OUT} = -2.0 \text{ V}$  for pulse width  $\leq 20 \text{ ns}$
- 3. Device storage temperature range before programming.

# **Capacitance** (Ta = +25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input capacitance	C <sub>IN</sub>	_	_	10	pF	$V_{IN} = 0 V$
Output capacitance	Соит	_	_	10	pF	V <sub>OUT</sub> = 0 V

## **DC** Characteristics

## DC Characteristics (1)

 $(Ta = 0 \text{ to } +70^{\circ}C)$ 

			/128A1 /128A0		Test				
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	conditions
Power supply voltage	V <sub>CC</sub>	2.7	3.3	3.6	1.70	1.8	1.95	V	_
High input voltage	V <sub>IH</sub>	V <sub>CC</sub> × 0.8		V <sub>CC</sub> + 0.3	V <sub>CC</sub> × 0.8	_	V <sub>CC</sub> + 0.3	V	_
Low input voltage	V <sub>IL</sub>	-0.3		V <sub>CC</sub> × 0.2	-0.3	_	V <sub>CC</sub> × 0.2	V	_
High input voltage (DSE, PRE pin)	V <sub>IHP</sub>	V <sub>CC</sub> × 0.9	_	V <sub>CC</sub> + 0.3	V <sub>CC</sub> × 0.9		V <sub>CC</sub> + 0.3	V	_
Low input voltage (DSE, PRE pin)	V <sub>ILP</sub>	-0.3	_	V <sub>CC</sub> × 0.1	-0.3	_	V <sub>CC</sub> × 0.1	V	_
Input leakage current	I <sub>LI</sub>	_	_	±2	_	_	±2	μΑ	$V_{IN} = 0 V to V_{CC}$
Output leakage current	I <sub>LO</sub>	_	_	±2	_	_	±2	μΑ	$V_{OUT} = 0 V \text{ to } V_{CC}$
Operating current (Serial read)	I <sub>CC1</sub>	_		30	_		30	mA	CE = V <sub>IL</sub> RE = V <sub>IH</sub>
(Program)	I <sub>CC2</sub>	_	_	60	_	_	60	mA	_
(Erase)	I <sub>CC3</sub>	_	_	60	_	_	60	mA	_
(Rewrite)	I <sub>CC4</sub>	_	_	60	_	_	60	mA	_

## DC Characteristics (2)

 $(Ta = 0 \text{ to } +70^{\circ}C)$ 

## HN29V128A1A (3.3 V) HN29A128A1A (1.8 V) HN29V128A0A (3.3 V) HN29A128A0A (1.8 V)

Test

				(	,		,	,	
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	conditions
Standby current (Standby state)	I <sub>CCS1</sub>	_	_	1	_	_	1	mA	$\label{eq:center} \begin{split} \overline{\text{CE}} &= \text{V}_{\text{IH}},  \overline{\text{WP}} = \text{V}_{\text{IH}}  \text{or} \\ \text{V}_{\text{IL}},  \text{PRE} &= \text{V}_{\text{IHP}}  \text{or}  \text{V}_{\text{ILP}} \\ \text{or open, DSE} &= \text{V}_{\text{IHP}} \end{split}$
	Iccs2	_	_	50	_	_	50	μА	$\begin{array}{l} \overline{CE} = V_{CC} - 0.2 \text{ V,} \\ \overline{WP} = V_{CC} \pm 0.2 \text{ V or} \\ V_{SS} \pm 0.2 \text{ V, PRE} = \\ V_{CC} \pm 0.2 \text{ V or } V_{SS} \pm \\ 0.2 \text{ V or open, } \overline{DSE} = \\ V_{CC} \pm 0.2 \text{ V} \end{array}$
Deep standby current (Deep standby command)	Iccs3	_	_	10	_	_	15	μА	$\label{eq:center_constraints} \begin{split} \overline{CE} &= V_{CC} \pm 0.2 \text{ V,} \\ PRE &= V_{CC} \pm 0.2 \text{ V or} \\ V_{SS} \pm 0.2 \text{ V or open,} \\ \overline{DSE} &= V_{CC} \pm 0.2 \text{ V,} \\ \overline{WP} &= V_{CC} \pm 0.2 \text{ V or} \\ V_{SS} \pm 0.2 \text{ V} \end{split}$
Deep standby current (DSE control)	Iccs3	_	_	10	_		15	μА	
High-level output voltage	V <sub>OH</sub>	V <sub>CC</sub> – 0.2		_	V <sub>CC</sub> – 0.2	_	_	V	$I_{OH} = -100 \ \mu A$
Low-level output volta	ige V <sub>OL</sub>		_	0.2	_	_	0.2	V	I <sub>OL</sub> = 100 μA

## **AC Characteristics** (Ta = 0 to +70°C)


### **Test Conditions**

• V<sub>CC</sub>: 2.7 V to 3.6 V (HN29V128A1A(×8)/HN29V128A0A(×16)) : 1.70 V to 1.95 V (HN29A128A1A(×8)/HN29A128A0A(×16))

Input pulse levels: 0 V, V<sub>CC</sub>
Input rise and fall time: 3 ns

 $\bullet~$  Input and Output reference levels: 1/2  $V_{CC}\,/$  1/2  $V_{CC}\,$ 

• Output load:



## AC Characteristics (1)

## HN29V128A1A (3.3 V) HN29A128A1A (1.8 V) HN29V128A0A (3.3 V) HN29A128A0A (1.8 V)

Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Note
CLE setup time	t <sub>CLS</sub>	0	_	_	0	_	_	ns	
CLE hold time	t <sub>CLH</sub>	10	_	_	20	_	_	ns	
CE setup time	t <sub>CS</sub>	0	_	_	0	_	_	ns	
CE hold time	t <sub>CH</sub>	10	_	_	20	_	_	ns	
CE high hold time	t <sub>CEH</sub>	15	_	_	25	_	_	ns	
CE high hold time in Sequential read stop cycle	t <sub>CEHS</sub>	500	_	_	1000	_	_	ns	1
Write pulse width	t <sub>WP</sub>	25	_	_	65	_	_	ns	
ALE setup time	t <sub>ALS</sub>	0	_	_	0	_	_	ns	
ALE hold time	t <sub>ALH</sub>	10	_	_	20	_	_	ns	
Data setup time	t <sub>DS</sub>	20	_	_	50	_	_	ns	
Data hold time	t <sub>DH</sub>	10	_	_	20	_	_	ns	
Write cycle time	t <sub>WC</sub>	50	_	_	100	_	_	ns	
WE high hold time	t <sub>WH</sub>	15	_	_	35	_	_	ns	
RE high to WE low time	t <sub>RHW</sub>	50	_	_	100	_	_	ns	
RE high to WE low time in Sequential read cycle	t <sub>RHWS</sub>	1	_	_	2	_	_	μs	1
Ready to WP low time	t <sub>RW</sub>	0	_	_	0	_	_	ns	
Ready to RE fall time	t <sub>RR</sub>	20	_	_	20	_	_	ns	
Read pulse time	t <sub>RP</sub>	35	_	_	80	_	_	ns	
Read cycle time	t <sub>RC</sub>	50	_	_	100	_	_	ns	
RE access time (serial data access)	t <sub>REA</sub>	_	_	35	_	_	80	ns	
RE access time (ID read)	t <sub>REAID</sub>			35	_		80	ns	
RE access time (Status read)	t <sub>RSTO</sub>	_	_	35	_	_	80	ns	
Output data hold time	t <sub>OH</sub>	10	_	_	10	_	_	ns	
RE high to output high-Z time	t <sub>RHZ</sub>	_	_	30	_	_	80	ns	
CE high to output high-Z time	t <sub>CHZ</sub>	_	_	30	_	_	80	ns	
RE high hold time	t <sub>REH</sub>	15	_	_	20	_	_	ns	
CE access time	t <sub>CEA</sub>	_	_	45	_	_	100	ns	
CE access time (status read)	t <sub>CSTO</sub>	_	_	45	_	_	100	ns	
WE high to CE low time	twhc	30	_	_	50	_	_	ns	

Note: 1. t<sub>CEHS</sub>, t<sub>RHWS</sub> applies to Sequential read mode only.

## **AC Characteristics (2)**

		HN29V128A1A (3.3 V) HN29V128A0A (3.3 V)			HN29A128A1A (1.8 V) HN29A128A0A (1.8 V)				
Parameter	Symbol	Min	Тур	Max	Min	Тур	Max	Unit	Note
WE high to RE low time	t <sub>WHR</sub>	30	_	_	100	_	_	ns	
ALE low to RE low time (ID read)	t <sub>AR1</sub>	100	_	_	100	_	_	ns	
ALE low to $\overline{\text{RE}}$ low time (read cycle)	t <sub>AR2</sub>	50	_	_	100	_	_	ns	
CE low to RE low time (ID read)	t <sub>CR</sub>	100	_	_	100		_	ns	
Start address access from memory cell array	t <sub>R</sub>	_	80	250	_	150	400	μs	
WE high to Busy output time	$t_{WB}$	_	_	200	_	_	200	ns	
RE high to Busy output time in Sequential read cycle	t <sub>SRB</sub>	_	_	200	_	_	500	ns	1
Power on to DSE High time	t <sub>DSE</sub>	0	_	_	0	_	_	ns	
DSE high to PRE high delay	t <sub>PD</sub>	_	_	50	_	_	100	ns	
DSE high to busy time	t <sub>DB</sub>	_	_	5	_	_	5	ms	
Power on busy time	t <sub>BSY</sub>	_	5	30	_	5	50	ms	
Ready to MRES high time	t <sub>RMRES</sub>	_	_	50	_	_	100	ns	
Deep standby busy	t <sub>DBSY</sub>	_	_	300	_	_	500	μs	
Auto read busy time	t <sub>ARBSY</sub>	_		1	_	_	1	ms	
PRE pulse width	t <sub>PRE</sub>	50			100	_	_	ns	
WP setup time	t <sub>WPS</sub>	100	_	_	100	_	_	ns	
WP hold time	t <sub>WPH</sub>	100	_	_	100	_	_	ns	
Read stop time	t <sub>RSTP</sub>	0	_	250	0	_	400	μs	
CE high to WE low setup time	t <sub>CHWS</sub>	5	_	_	5		_	ns	
WE high to CE low hold time	t <sub>WHCH</sub>	5	_	_	5	_	_	ns	
CE high to RE low setup	ot <sub>CHRS</sub>	5	_	_	5	_	_	ns	
RE high to CE low hold time	t <sub>RHCH</sub>	5	_	_	5	_	_	ns	
Ready to WE low time in Sequential read stop cycle	t <sub>RWS</sub>	5	_	_	10	_	_	μѕ	

Note: 1. t<sub>SRB</sub> applies to Sequential read mode only.

# **Program/Erase/Rewrite Characteristics**

(HN29V128A1A, HN29V128A0A: 2.7~V~to~3.6~V, HN29A128A1A, HN29A128A0A: 1.70~V~to~1.95~V,

 $Ta = 0 \text{ to } +70 \,^{\circ}\text{C}$ 


HN29V128A1A (3.3 V) HN29A128A1A (1.8 V) HN29V128A0A (3.3 V) HN29A128A0A (1.8 V)

	Symbol		_			_		Unit	Note
Parameter		Min	Тур	Max	Min	Тур	Max		
Rewrite time	t <sub>REWRITE</sub>	_	2.2	100	_	3.5	150	ms	
Erase time	t <sub>ERS</sub>	_	2.2	100	_	3.5	150	ms	
Program time	t <sub>PROG</sub>	_	1.2	30		2.0	45	ms	
Number of partial program cycles in the same sector	N <sub>PPS</sub>	_	_	4	_	_	4	cycles	
Number of partial program cycles in the same page	N <sub>PPP</sub>	_	_	1	_	_	1	cycles	


Note: 1. The data transfer time is not included.

# **Timing Waveforms**


### Power on and off




## Basic timing for command, address and data latch




## Command input cycle




## Command input cycle after data output cycle




## Address input cycle




## Data input cycle




## Serial read cycle



## **Invalid input cycle**




## **Invalid output cycle**



### Status read

This device automatically performs rewriting, programming, erasing, and verification after the operation. This device provides the status read function to indicate the device status and the execution result. The device status is output through the I/O pins by issuing command 70H then inputting the  $\overline{RE}$  clock. The following timing shows the status as the output through the I/O pins.

#### Status read cycle




Pin	Status	Output				
I/O1	Passed or failed	Passed: 0, failed: 1				
I/O2	Not used. Reserved for future use	0				
I/O3	Not used. Reserved for future use	0				
I/O4	Not used. Reserved for future use	0				
I/O5	Not used. Reserved for future use	0				
I/O6	Not used. Reserved for future use	0				
I/O7	Ready or busy	Ready: 1, busy: 0				
I/O8	Write protection	Protected: 0, not protected: 1				
I/O9 to I/O16	Not used	00H				

Note: 1. The passed or failed status indicated through the I/O1 is only valid while the device is in the ready state.

#### ID read

This device holds the ID code which indicates the manufacturer and device information to the application system. The ID code can be read in the following timing.

## ID read cycle




	I/O8	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	Hexadecimal
Manufacturer code	0	0	0	0	0	1	1	1	07H
Device code I/O (×8) 3.3 V device	0	1	0	1	0	0	0	1	51H
I/O (×8) 1.8 V device	0	1	0	1	0	0	1	0	52H
I/O (×16) 3.3 V device	0	1	0	1	0	0	1	1	53H
I/O (×16) 1.8 V device	0	1	0	1	0	1	0	0	54H


Note: 1. Output of I/O9 to I/O16 at manufacturer code and device code is "00H".

### Read mode

The device enters into the read mode by command 00H. Read command operation is performed per every page. Start address in the page can be specified in a CA (Column address). The operating timing is shown below.




## Read cycle



## Status read during the read operation

The device status can be read out by inputting the status read command 70H in the read mode. Once the device has been set to the status read mode by 70H command, the device will not return to the read mode automatically. However, when the read command 00H is input after ready, the status read mode is reset and the device returns to the read mode.


## Status read during read mode



## HN29V128A1A/A0A, HN29A128A1A/A0A Series


## Read stop cycle


Read stop command F0H enables to finish read mode. Read stop command F0H can be accepted in the busy state.




## Sequential read mode

The device enters into the sequential read mode by command 0FH. This mode performs continuously reading through the pages and the sectors without additional command/address inputs. Start address in the page can be specified in a CA. The operating timing and block diagram are shown below.






### Sequential read cycle



### Status read during the sequential read operation

The device status can be read out by inputting the status read command 70H in the sequential read mode. Once the device has been set to the status read mode by 70H command, the device will not return to the sequential read mode automatically. However, when the read command 00H is input after ready state, the status read mode is reset and the device returns to the sequential read mode.




### Sequential read stop cycle


Read stop command F0H enables to finish sequential read mode.

After inputting read stop command F0H, the device becomes busy state. And then, the sequential read mode ends and becomes command waiting state when the status returns to ready.

## Stop after reading middle data of sector



## Stop after reading last data of sector



#### Power on auto read / Auto read

Power on auto read mode enables to read the data of the lowest sector(2k byte) without command and address data input when power is on.

Auto read mode enables to read the data of the lowest sector (2k byte) without command and address data input in the normal operation.

Power on auto read and Auto read are activated when power is on.

Power on auto read is available and Auto read operates until power is off when these are activated.


These are activated after PRE high signal right after DSE goes high. ( $\overline{DSE}$  must be low until Power reaches  $V_{CC}$ min).

MRES going low to high indicates that the data is ready for reading.

The data of the lowest sector (2k byte) can be output by  $\overline{RE}$  clock without command and address input. After power on read operation, PRE should be kept high.


During the normal operation, keeping PRE low for  $t_{PRE}$  makes the device transfer to the auto read mode and the data of the lowest sector (2k byte) can be output by  $\overline{RE}$  clock without command and address input. If power on auto read and auto read operation is unnecessary, PRE pin should be connected to  $V_{SS}$  or open.

#### Power on auto read




## Auto read

## Case of $t_{PRE} < t_{ARBSY}$




## Case of $t_{PRE} \ge t_{ARBSY}$




Note: 1. When PRE is turned low during busy, after the operation performed now is completed, this device transfer to the auto read mode.

Auto read (Deep standby mode which transferred by the command)

## Case of $t_{PRE} < t_{ARBSY}$




# Case of $t_{PRE} \ge t_{ARBSY}$



## Auto read stop cycle

Read stop command F0H enables to finish power on auto read mode and auto read mode.




## Program mode

The program mode is organized by the data input and the program. Data input command 80H is for the input address and the program data. And program command 10H makes the device start the program (Please refer to the next page). The maximum data size is 2 kbyte (1 kword for ×16 device).


One sector is divided by 4 pages. The size of page is 512byte. Each page is programmable just one time as well as the normal 2 kbyte programming (Please refer to the figure below).

The data at applied sector for program must be erased.

The data of erased sector is [FF]. The programmed bits in the sector goes "1" to "0" when they are programmed.




## Program cycle



#### Erase mode


The erase mode is entered by command 60H. After inputting sector address, command D0H erases the sector data. The erase size is always 2 kbyte and the erase operation must be done in the sector.

## Erase cycle




#### Rewrite mode

The rewrite mode is organized by the data input and the rewrite. Data input command 80H is for the input address and the rewrite data to be changed. And rewrite command 1FH makes the device start the rewrite (Please refer to the next page). The maximum data size is 2 kbyte (1 kword in case of ×16 device). By using rewrite, erase is automatically executed before programming, and the data can be rewritten for the sector. So the data before the programming operation can be either "1" or "0" (Please refer to the figure below).



## Rewrite cycle



## Notes on usage

#### 1. Prohibition of undefined command input

The commands listed in the command definition can only be used in this device. It is prohibited to issue a command that is not defined in the list. If an undefined command is issued, the data held in the device may be lost.

#### 2. Limitation of command input in the busy state

In the busy state, following two commands are acceptable. Do not issue any other command except below two commands.

- Status read 70H
- Read stop F0H (during read operation)

#### 3. Commands that can be issued after the serial input command (80H)


After the serial input command (80H) is issued, the rewriting and programming command (1FH, 10H) can be issued; do not issue any other command except 1FH and 10H after 80H.

### 4. R/B(Ready/busy) pin handing

 $R/\overline{B}$  is an open-drain output pin, and it should be pulled up to vcc with a resistance (more than  $2k\Omega$ ).

## 5. Notes on turning power on and off


The input signal levels may be unstable after power is on or off. In order to prevent unexpected operation, use  $\overline{\text{DSE}}$  as shown below.



## HN29V128A1A/A0A, HN29A128A1A/A0A Series

## 6. Notes on $\overline{WP}$ signal

When  $\overline{WP}$  is at the low level, the rewriting operation is disabled. When using  $\overline{WP}$  to control the operation, satisfy the timing shown below.



## 7. Notes on RE signal


If the  $\overline{RE}$  clock is sent before the address is input, the internal read operation may start unintentionally. Be sure to send the  $\overline{RE}$  clock after the address is input.

#### 8. Deep standby mode

During command waiting or standby state, when  $\overline{\text{DSE}}$  pin goes to low, the device transfers to deep standby state.


When  $\overline{\text{DSE}}$  goes to high, the device returns from the deep standby state.

During command execution, going  $\overline{DSE}$  low stops command operation. If  $\overline{DSE}$  goes to low during erase/program/rewrite operation, the command operation is forced to terminate and the applied sector data is not guaranteed.



When  $\overline{\text{CE}}$  becomes high after the C0H command input, the state of this device transfers to the deep standby state.

When  $\overline{\text{CE}}$  becomes high after the C1H command input, the state of this device transfers from the deep standby state to the standby state.



#### HN29V128A1A/A0A, HN29A128A1A/A0A Series

### 9. Notes on the power supply down


Please do not turn off a power supply in busy status.

It is recommended to take either of following (1) or (2) measures on system side for unexpected power down.

(1) Please set  $\overline{DSE}$ =L when detecting the power down.

And erase any sector after the power supply is on.

The other sectors data is protected though applied sector data is invalid by doing this.




(2) Please store the operation record for back up.

When the power down is recognized to have occurred during erase/program/rewrite operation, erase applied sector after the power on.

The other sectors data is protected though applied sector data is invalid by doing this.

## **Package Dimensions**

#### HN29V128A1ABP, HN29V128A0ABP, HN29A128A1ABP, HN29A128A0ABP Series (TBP-95V)



# Revision History HN29V128A1A/HN29V128A0A/HN29A128A1A/HN29A128A0A Series Data Sheet

Rev.	Date	Contents of Modification		
		Page	Description	
0.00	Jun. 10, 2002	_	Initial issue	
0.01	Jun. 10, 2002	_	Correct of page numbers	
		18	Change of Timing Waveforms	
			Sequential read mode, Sequential read cycle,	
			Stop sequential read cycle	
0.02	Sep. 20, 2002	1	Change of Description	
		2	Change of Features	
		3	Change of Ordering Information	
		4	Change of Pin Description	
		6	Change of Address lands	
		8	Change of Address Input	
		9 9	Change of Command Definition	
		9 11	Change of Absolute Maximum Patings	
		12	Change of Absolute Maximum Ratings Change of DC Characteristics	
		13	Change of AC Characteristics	
		17	Change of Program/Erase/Rewrite Characteristics	
		18	Timing Waveforms	
		.0	Change of Status read cycle	
			Change of ID read cycle	
			Change of Read mode	
			Change of Read cycle	
			Change of Sequential read mode	
			Change of Sequential read cycle	
			Change of Stop sequential read cycle	
			Change description for Program mode	
			Change description for Erase mode	
			Change description for Rewrite mode	
		45	Notes on usage	
			Change of description	
			Change of Notes on WP signal	
0.03	Jun. 06, 2003	_	Change format issued by Renesas Technology Corp.	
		4	Change of Description	
		2	Features	
			Access time: Change of Serial read cycle	
			Change of Low power dissipation	
			Deletion of TSOP package (TFP-48DA)	
			Addition of CSP package (TBP-95V)	
		3	Ordering Information	
			Deletion of HN29V128A1AT-50,	
			HN29V128A0AT-50, HN29A128A1AT-80,	
			HN29A128A0AT-80	
			Addition of HN29V128A1ABP-5E,	
			HN29V128A0ABP-5E, HN29A128A1ABP-8E,	
			HN29A128A0ABP-8E	

Rev.	Date	Contents of Modification
1764.	Date	Contents of Mounication

		Page	Description
0.03	Jun. 06, 2003	4	Pin Arrangement
			Deletion of 48-pin TSOP
			Addition of 95-bump CSP
		5	Change of Pin Description
		6	Change of Pin Function
		8	Address Input: Addition of notes3
		9	Mode Selection: Addition of notes2, 3
		9	Command Definition: Addition of Read stop
		10	Addition of State transition diagram
		12	Change of DC Characteristics (1), (2)
		14	AC Characteristics
			Change of Test Condition  Change of A.C. Characteristics (4), (2)
		17	Change of AC Characteristics (1), (2)
		17 18	Change of Program/Erase/Rewrite Characteristics
		18	Timing Waveforms Change of Basic timing for command,
			address and data latch
			Addition of command input cycle after data
			output cycle
			Addition of Invalid input cycle, Invalid output
			cycle
			Change of Status read cycle
			Change of ID read cycle
			Addition of Read stop cycle
			Change of Sequential read stop cycle
			Addition of Power on auto read
			Change of Auto read (Deep standby mode
			which transferred the command)
			Change of Auto read
			Change of Rewrite cycle
		45	Notes on usage
			2. Limitation of command input in the busy state:
			Change of description
			Change of 3. Commands that can be issued
			after the serial input command (80H)
			4. R/B (Ready/busy) pin handing:
			Change of description
			Change of 5. Notes on turning power on and off
			Change of 6. Notes on WP signal
		40	Change of 8. Deep standby mode
		49	Package Dimensions
			Deletion of TFP-48DA Addition of TBP-95V
4.00	L.I. 40, 2000		
1.00	Jul. 16, 2003	8	Memory Map and Address
		0	Address Input (×8 device): Deletion of Notes3
		9	Mode Selection: Change of Notes1
		14	AC Characteristics(1)
			Addition of t <sub>CEHS</sub>
		16	$t_{RHWS}$ min: 200/250 ns to 1/2 $\mu$ s AC Characteristics(2): Deletion of $t_{ARAS}$
		10	TO OHATACIEHOLICO(Z). DEIELIOH OF LARAS

Rev.	Date	Contents of Modification		
		Page	Description	
2.00	Aug. 26, 2003	18	Timing Waveforms Change of Timing Waveforms Change description for Power on auto read/Auto read	
		45	Notes on usage Change of 5. Notes on turning power on and off	
		16	AC Characteristics (2): Addition of t <sub>SRB</sub>	
		18	Timing Waveforms Change of Sequential read cycle Sequential read stop cycle Change of Stop in Busy state	
3.00	Jun. 09, 2004	9	Command Definition Addition of Note:1	
		16	AC Characteristics AC Characteristics (2) Addtion of t <sub>RWS</sub>	
		32, 33		

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system tha

- use.
  6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
  7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

  Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

  8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



#### **RENESAS SALES OFFICES**

http://www.renesas.com

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

**Renesas Technology Europe GmbH**Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001