



FLASH MODULE

AVAILABLE AS MILITARY

SPECIFICATIONS

•SMD 5962-97531

•MIL-STD-883

FEATURES

- SMD 5962-97531 Pending
- Fast Access Times: 90, 120 and 150ns
- Operation with single 5 volt supply
- Thirty-Two Equal Sectors of 64K Bytes for each 2Mx8
- Compatible with JEDEC EEPROM command set
- Any Combination of Sectors can be Erased
- Group Sector Protection
- Support Full Chip Erase
- Embedded Erase and Program Algorithms
- TTL Compatible Inputs and CMOS Outputs
- Built in decoupling caps for low noise operation
- Suspend Erase/Resume Function
- Individual Byte Read/ Write Control
- 10,000 Program/Erase Cycles

OPTION

- Timing

90ns -9

120ns -12

150ns -15

- Packages

Ceramic Quad Flat Pack Q No.701

MARKING

GENERAL DESCRIPTION

The Austin Semiconductor, Inc. AS8F2M32 is a 32 Mega-bit CMOS FLASH Module organized as 2Meg x 32 bits. The AS8F2M32 achieves high speed access (90 to 150 ns), low power consumption and high reliability by employing advanced CMOS memory technology.



An on-chip state machine controls the program and erase functions. The embedded byte-program and sector/chip erase functions are fully automatic. Data-protection of any sector combination is accomplished using a hardware sector-protection feature.

The *Erase/Resume function* allows the sector erase operation to read data from, or program to a non-erasing sector, then resume the erase operation.

Device operations are selected by using standard commands into the command register using standard microprocessor write timings. The command register acts as an input to an internal state machine that interprets the commands, controls the erase and programming operations, outputs the status of the device, and outputs data stored in the device. On initial power-up operation, the device defaults to the read mode.

PIN ASSIGNMENT (Top View)

68 Lead CQFP



PIN DESCRIPTION

I/O 0-31	Data Inputs/Output
A0 -A20	Address Input
WE1 1-4	Write Enable
CE1 1-4	Chip Enable
OEA	Output Enable
V _{CC}	Power
GND	Ground
RESET	Reset

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss

Vcc (Note 1)	-0.5V to +6.0V
All Other Pins (Note 1)	-0.5V to +6.0V
V _{pp} Voltage Relative to V _{ss} (Note 2)	-0.5V to +12.6V
RP# Voltage Relative to V _{ss}	-0.5V to +12.6V
Operating Temperature, T _A (Ambient)	55°C to +125°C
Storage Temperature	-65°C to +150°C
Power Dissipation	1.5W
Short Circuit Output Current (Note 3)	200mA
Lead Temperature (soldering 10 seconds)	+300°C
Junction Temperature	+165°C

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Notes:

1. Minimum DC voltage on input or I/O pins is -0.5V. During Voltage transitions, inputs may overshoot Vss to -2.0V for periods of up to 20 ns. See Figure 2. Maximum DC voltage on input or I/O pins is Vcc +0.5V. During Voltage transitions, inputs may overshoot Vcc to +2.0V for periods of up to 20 ns. See Figure 3.
2. Minimum DC input voltage on A9 pin is -0.5V. During voltage transitions, A9 pins may overshoot Vss to -2.0V for periods of up to 20 ns. See Figure 2. Maximum DC input voltage on A9 is +12.5V inputs which may overshoot to +14V for periods of up to 20 ns. See Figure 3.
3. No more than one output shorted at a time. Duration of the short circuit should not be greater than one second.




FIGURE 2.
Maximum Negative Overshoot Waveform




FIGURE 3.
Maximum Positive Overshoot Waveform

CAPACITANCE TABLE

V_{IN} = 0V, f = 1MHz, T_A = 25°C

SYMBOL	PARAMETER	MAXIMUM	UNITS
C _{ADD}	A0-A20 Capacitance	50	pF
C _{OE}	OE\ Capacitance	50	pF
C _{WE} , C _{CE}	WE\ and CE\ Capacitance	20	pF
C _{IO}	I/O 0 - I/O 31 Capacitance	20	pF



DC CHARACTERISTICS

CMOS Compatible

Symbol	Parameter Description	Test Description	Min	Max	Unit
V_{CC}	Supply Voltage		4.5	5.5	V
V_{SS}	Ground		0	0	V
I_{LI}	Input Leakage Current	$V_{IN} = V_{SS} \text{ to } V_{CC}$		± 10.0	μA
I_{ID}	A9 Input Load Current (Note 3)	$A9 = 12.5 \text{ V}$		200	μA
I_{LO}	Output Leakage Current	$V_{OUT} = V_{SS} \text{ to } V_{CC}, V_{CC} = V_{CC} \text{ Max}$		± 10.0	μA
I_{CC1}	V_{CC} Active Current	$CE \setminus = V_{IL}, OE \setminus = V_{IH}, V_{CC} = V_{CC} \text{ Max}, f = 5 \text{ MHz}$		160	mA
I_{CC2}	V_{CC} Active Current (Note 1,2)	$CE \setminus = V_{IL}, OE \setminus = V_{IH}, V_{CC} = V_{CC} \text{ Max}, f = 5 \text{ MHz}$		240	mA
I_{CC3}	V_{CC} Standby Current	$V_{CC} = V_{CC} \text{ Max}, CE \setminus = V_{IH}, f = 5 \text{ MHz}, RESET \setminus = V_{CC} + 0.5 \text{ V}$		8	mA
V_{IL}	Input Low Voltage		-0.05	0.8	V
V_{IH}	Input High Voltage		2.2	$V_{CC} + 0.5$	V
V_{ID}	Voltage for Sector Protected	$V_{CC} = 5.0 \text{ V}$	11.5	12.5	V
V_{OL}	A9 Output Low Voltage	$I_{OL} = 12 \text{ mA}, V_{CC} = V_{CC} \text{ Min}$		0.45	V
V_{OH}	Output High Voltage	$I_{OH} = -2.5 \text{ mA}, V_{CC} = V_{CC} \text{ Min}$	$0.85 \times V_{CC}$		V
V_{LKO}	Low V_{CC} Lock-out Voltage		3.2	4.2	V

Notes:

1. I_{CC} active while Embedded Program or Embedded Erase Algorithm is in progress.
2. Guaranteed but not tested.
3. Applies to 32 bit operations.

AC Read Characteristics

Parameter Symbol		Parameter Description		Speed Options			Units
JEDEC	Std.			-90	-120	-150	
t_{AVAV}	t_{RC}	Read Cycle Time (Note 3)	Min	90	120	150	ns
t_{AVQV}	t_{ACC}	Address to Output Delay	Max	90	120	150	ns
t_{ELQV}	t_{CE}	Chip Enable Low to Output Valid	Max	90	120	150	ns
t_{GLQV}	t_{OE}	Output Enable Low to Output Delay	Max	35	50	55	ns
t_{EHQZ}	t_{HZ}	Chip Enable High to Output High Z (Note 2, 3)	Max	20	30	35	ns
t_{GHQZ}	t_{DF}	Output Enable to Output High Z (Note 2, 3)	Max	20	30	35	ns
t_{AXQX}	t_{OH}	Output Hold Time from Addresses, $CE \setminus$ or $OE \setminus$, Whichever Occurs First	Min	0	0	0	ns
	t_{Ready}	$RST \setminus$ Low to Read Mode	Max	20	20	20	μs

Notes:

1. See Figure 9 and AC test conditionsTable for test conditions.
2. Output driver disable time.
3. Guaranteed but not tested.

The timing diagram illustrates the sequence of events during memory access:

- Addresses:** The address bus becomes stable at time t_{AC} and remains stable until t_{AD} .
- CS (Chip Select):** Transitions from high to low at t_{CS} and back to high at t_{CO} . The pulse width is t_{CC} .
- OE (Output Enable):** Transitions from high to low at t_{OE} and back to high at t_{OD} . The pulse width is t_{CE} .
- WE (Write Enable):** Transitions from high to low at t_{WE} and back to high at t_{WD} . The pulse width is t_{CW} .
- Outputs:** Remain in High Z state until t_{OX} , then become Output Valid. They return to High Z at t_{OZ} .

AC Characteristics


Erase and Program WE\ Controlled

Parameter Symbol		Parameter Description		Speed Options			Units
JEDEC	Std.			-90	-120	-150	
t_{AVAV}	t_{WC}	Write Cycle Time	Min	90	120	150	ns
t_{AVWL}	t_{AS}	Address Setup Time	Min	0			ns
t_{WLAX}	t_{AH}	Address Hold Time	Min	45	50	50	ns
t_{DVWH}	t_{DS}	Data Setup Time	Min	45	50	50	ns
t_{ELWL}	t_{CE}	Chip Enable Setup Time		0			
t_{WHDX}	t_{DH}	Write Enable High to Input Transition	Min	0			ns
t_{GHWL}	t_{GHWL}	Read Recover time Before Write (OE\ high to WE\ low)	Min	0			μ s
	t_{OEHL}	Output Enable Hold Time ^{Note 1}	Max	10			ns
t_{WLWH}	t_{WP}	Write Enable Pulse Width	Min	45	50	50	ns
t_{WHWL}	t_{WPH}	Write Pulse Width High	Min	20			ns
t_{WHWH1}	t_{WHWH1}	Programming Operation	Max	1			ms
t_{WHWH2}	t_{WHWH2}	Sector Erase Operation	Max	15			sec
t_{WHWH3}	t_{WHWH3}	Chip Erase Operation	Max	480			sec
t_{VCHEL}		V _{CC} Setup Time	Min	50			μ s
		Chip Program Time	Max	100			sec
	t_{RP}	Reset\ Pulse Width ^{Note 2}	Min	500			ns

Notes:


1. For Toggle and Data Polling
2. RESET internally tied to VCC for the default pin configuration in the CQFP Package.

FIGURE 5.
Reset Timing Diagram



1. PA is the address of the memory location to be programmed.
2. PD is the data to be programmed at the byte address.
3. D7 is the output of the complement of data written to the device.
4. DOUT is the output of the data written to the device.
5. Figure indicates last two bus cycle of four bus cycle sequence.


FIGURE 7. Chip/Sector Erase Operation Timings



NOTES:

1. SA is the sector address for Sector Erase.

FIGURE 8. Data Polling Timings (During Embedded Algorithms)




AC Characteristics

Erase and Program CE\ Controlled

Parameter Symbol		Parameter Description		Speed Options			Units
JEDEC	Std.			-90	-120	-150	
t_{AVAV}	t_{WC}	Write Cycle Time	Min	90	120	150	ns
t_{AVEL}	t_{AS}	Address Setup Time	Min	0			ns
t_{ELAX}	t_{AH}	Address Hold Time	Min	45	50	50	ns
t_{DVEH}	t_{DS}	Data Setup Time	Min	45	50	50	ns
t_{EHDx}	t_{DH}	Data Hold time	Min	0			ns
t_{GHXL}	t_{GHXL}	Read Recover time Before Write	Min	0			μ s
t_{WLEL}	t_{WS}	Setup time, Write Enable	Min	0			ns
	t_{OEHL}	Output Enable Hold Time ^{Note 1}	Max	10			ns
t_{ELEH}	t_{CP}	Pulse Duration Chip Enable Low	Min	45	50	50	ns
t_{EHEL}	t_{CPH}	Pulse Duration Chip Enable High	Min	20			ns
t_{WHWH1}	t_{WHWH1}	Byte Programming Operation	Max	1			ms
t_{WHWH2}	t_{WHWH2}	Sector Erase Operation	Max	15			sec
		Chip Erase	Max	480			sec
		Chip Programming	Max	100			sec

Note:

1. For Toggle and Data Polling.



1. PA is the address of the memory location to be programmed.
2. PD is the data to be programmed at the byte address.
3. D7 is the output of the complement of data written to the device.
4. DOUT is the output of the data written to the device.
5. Figure indicates last two bus cycle of four bus cycle sequence.

MECHANICAL DEFINITION
for the AS8F2MX32Q Ceramic Quad Flat Pack

