

## HEX BUFFER/LINE DRIVER; 3-STATE; INVERTING

## FEATURES

- Inverting outputs
- Output capability: bus driver
- $I_{CC}$  category: MSI

## GENERAL DESCRIPTION

The 74HC/HCT366 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT366 are hex inverting buffer/line drivers with 3-state outputs. The 3-state outputs ( $nY$ ) are controlled by the output enable inputs ( $\bar{OE}_1$ ,  $\bar{OE}_2$ ).

A HIGH on  $\bar{OE}_n$  causes the outputs to assume a high impedance OFF-state.

The "366" is identical to the "365" but has inverting outputs.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t <sub>PHL</sub> / t <sub>PLH</sub>	propagation delay nA to nY	$C_L = 15 \text{ pF}$ $V_{CC} = 5 \text{ V}$	10	11	ns
C <sub>I</sub>	input capacitance		3.5	3.5	pF
CPD	power dissipation capacitance per buffer	notes 1 and 2	30	30	pF

GND = 0 V;  $T_{amb} = 25^\circ\text{C}$ ;  $t_r = t_f = 6 \text{ ns}$

## Notes

1. CPD is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ):

$$P_D = CPD \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

$f_i$  = input frequency in MHz       $C_L$  = output load capacitance in pF  
 $f_o$  = output frequency in MHz       $V_{CC}$  = supply voltage in V  
 $\Sigma (C_L \times V_{CC}^2 \times f_o)$  = sum of outputs

2. For HC the condition is  $V_I = \text{GND}$  to  $V_{CC}$ .  
 For HCT the condition is  $V_I = \text{GND}$  to  $V_{CC} - 1.5 \text{ V}$

## PACKAGE OUTLINES

16-lead DIL; plastic (SOT38Z).

16-lead mini-pack; plastic (SO16; SOT109A).

## PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 15	$\bar{OE}_1$ , $\bar{OE}_2$	output enable inputs (active LOW)
2, 4, 6, 10, 12, 14	1A to 6A	data inputs
3, 5, 7, 9, 11, 13	1Y to 6Y	data outputs
8	GND	ground (0 V)
16	V <sub>CC</sub>	positive supply voltage




Fig. 1 Pin configuration.




Fig. 2 Logic symbol.




Fig. 3 IEC logic symbol.




Fig. 4 Functional diagram.

## FUNCTION TABLE

INPUTS		OUTPUT	
$\bar{OE}_1$	$\bar{OE}_2$	$nA$	$n\bar{Y}$
L	L	L	H
L	L	H	L
X	H	X	Z
H	X	X	Z

H = HIGH voltage level  
 L = LOW voltage level  
 X = don't care  
 Z = high impedance OFF-state




Fig. 5 Logic diagram.

**DC CHARACTERISTICS FOR 74HC**

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

$\text{I}_{\text{CC}}$  category: MSI

**AC CHARACTERISTICS FOR 74HC**

GND = 0 V;  $t_r = t_f = 6 \text{ ns}$ ;  $C_L = 50 \text{ pF}$

SYMBOL	PARAMETER	$T_{\text{amb}} (\text{°C})$						UNIT	TEST CONDITIONS			
		74HC							V <sub>CC</sub> V	WAVEFORMS		
		+25			−40 to +85		−40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
$t_{\text{PHL}}/t_{\text{TPLH}}$	propagation delay $n\text{A}$ to $n\bar{\text{Y}}$	33 12 10	100 20 17		125 25 21		150 30 26	ns	2.0 4.5 6.0	Fig. 6		
$t_{\text{PZH}}/t_{\text{PZL}}$	3-state output enable time $\text{OE}_n$ to $n\bar{\text{Y}}$	44 16 13	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7		
$t_{\text{PHZ}}/t_{\text{PLZ}}$	3-state output disable time $\text{OE}_n$ to $n\bar{\text{Y}}$	55 20 16	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig. 7		
$t_{\text{TTHL}}/t_{\text{TLH}}$	output transition time	14 5 4	60 12 10		75 15 13		90 18 15	ns	2.0 4.5 6.0	Fig. 6		

**DC CHARACTERISTICS FOR 74HCT**

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: bus driver

$\text{I}_{\text{CC}}$  category: MSI

**Note to HCT types**

The value of additional quiescent supply current ( $\Delta I_{\text{CC}}$ ) for a unit load of 1 is given in the family specifications.  
To determine  $\Delta I_{\text{CC}}$  per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
$\overline{\text{OE}}_1$	1.00
$\overline{\text{OE}}_2$	0.90
$n\text{A}$	1.00

## AC CHARACTERISTICS FOR 74HCT

GND = 0 V;  $t_r = t_f = 6$  ns;  $C_L = 50$  pF

SYMBOL	PARAMETER	$T_{amb}$ ( $^{\circ}$ C)						UNIT	TEST CONDITIONS			
		74HCT							V <sub>CC</sub> V	WAVEFORMS		
		+25		-40 to +85		-40 to +125						
		min.	typ.	max.	min.	max.	min.	max.				
$t_{PHL}/t_{PLH}$	propagation delay nA to nY		13	24		30		36	ns	4.5 Fig. 6		
$t_{PZH}/t_{PZL}$	3-state output enable time $\bar{OE}_n$ to nY		16	35		44		53	ns	4.5 Fig. 7		
$t_{PHZ}/t_{PLZ}$	3-state output disable time $\bar{OE}_n$ to nY		20	35		44		53	ns	4.5 Fig. 7		
$t_{THL}/t_{TLH}$	output transition time		5	12		15		18	ns	4.5 Fig. 6		

## AC WAVEFORMS




Fig. 6 Waveforms showing the input (nA) to output (nY) propagation delays and the output transition times.




Fig. 7 Waveforms showing the 3-state enable and disable times.

## Note to AC waveforms

(1) HC :  $V_M = 50\%$ ;  $V_I = \text{GND to } V_{CC}$ .HCT:  $V_M = 1.3\text{ V}$ ;  $V_I = \text{GND to } 3\text{ V}$ .