

**$\mu$ PD42S17805, 4217805**

**16 M-BIT DYNAMIC RAM  
2 M-WORD BY 8-BIT, EDO**

**Description**

The  $\mu$ PD42S17805, 4217805 are 2,097,152 words by 8 bits CMOS dynamic RAMs with optional EDO.

EDO is a kind of the page mode and is useful for the read operation.

Besides, the  $\mu$ PD42S17805 can execute CAS before RAS self refresh.

The  $\mu$ PD42S17805, 4217805 are packaged in 28-pin plastic TSOP (II) and 28-pin plastic SOJ.

**Features**

- EDO (Hyper page mode)
- 2,097,152 words by 8 bits organization
- Single +5.0 V  $\pm$ 10 % power supply
- Fast access and cycle time

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	EDO (Hyper page mode) cycle time (MIN.)
$\mu$ PD42S17805-50, 4217805-50	660 mW	50 ns	84 ns	20 ns
$\mu$ PD42S17805-60, 4217805-60	605 mW	60 ns	104 ns	25 ns
$\mu$ PD42S17805-70, 4217805-70	550 mW	70 ns	124 ns	30 ns

- The  $\mu$ PD42S17805 can execute CAS before RAS self refresh

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
$\mu$ PD42S17805	2,048 cycles/128 ms	<u>CAS</u> before <u>RAS</u> self refresh, <u>CAS</u> before <u>RAS</u> refresh, <u>RAS</u> only refresh, Hidden refresh	1.4 mW (CMOS level input)
$\mu$ PD4217805	2,048 cycles/32 ms	<u>CAS</u> before <u>RAS</u> refresh, <u>RAS</u> only refresh, Hidden refresh	5.5 mW (CMOS level input)


The information in this document is subject to change without notice.

**Ordering Information**


Part number	Access time (MAX.)	Package	Refresh
$\mu$ PD42S17805G5-50-7JD	50 ns	28-pin plastic TSOP (II) (400 mil)	<u>CAS</u> before <u>RAS</u> self refresh
$\mu$ PD42S17805G5-60-7JD	60 ns		<u>CAS</u> before <u>RAS</u> refresh
$\mu$ PD42S17805G5-70-7JD	70 ns		<u>RAS</u> only refresh Hidden refresh
$\mu$ PD42S17805LE-50	50 ns	28-pin plastic SOJ (400 mil)	
$\mu$ PD42S17805LE-60	60 ns		
$\mu$ PD42S17805LE-70	70 ns		
$\mu$ PD4217805G5-50-7JD	50 ns	28-pin plastic TSOP (II) (400 mil)	<u>CAS</u> before <u>RAS</u> refresh
$\mu$ PD4217805G5-60-7JD	60 ns		<u>RAS</u> only refresh
$\mu$ PD4217805G5-70-7JD	70 ns		Hidden refresh
$\mu$ PD4217805LE-50	50 ns	28-pin plastic SOJ (400 mil)	
$\mu$ PD4217805LE-60	60 ns		
$\mu$ PD4217805LE-70	70 ns		

### Pin Configurations (Marking Side)

28-pin Plastic TSOP (II) (400 mil)



28-pin Plastic SOJ (400 mil)



A0 to A10 : Address Inputs

I/O1 to I/O8: Data Inputs/Outputs

RAS : Row Address Strobe

CAS : Column Address Strobe

WE : Write Enable


OE : Output Enable

V<sub>cc</sub> : Power Supply

GND : Ground

NC : No Connection

## Block Diagram



### Input/Output Pin Functions

The  $\mu$ PD42S17805, 4217805 have input pins  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ , A0 to A10 and input/output pins I/O1 to I/O8.

Pin name	Input/Output	Function
$\overline{\text{RAS}}$ (Row address strobe)	Input	$\overline{\text{RAS}}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
$\overline{\text{CAS}}$ (Column address strobe)	Input	$\overline{\text{CAS}}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A10 (Address inputs)	Input	Address bus. Input total 21-bit of address signal, upper 11-bit and lower 10-bit in sequence (address multiplex method). Therefore, one word is selected from 2,097,152-word by 8-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{\text{RAS}}$ . Then, switch the address bus to column address and activate $\overline{\text{CAS}}$ . Each address is taken into the device when $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are activated. Therefore, the address input setup time ( $t_{ASR}$ , $t_{ASC}$ ) and hold time ( $t_{RAH}$ , $t_{CAH}$ ) are specified for the activation of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ .
$\overline{\text{WE}}$ (Write enable)	Input	Write control signal. Write operation is executed by activating $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ .
$\overline{\text{OE}}$ (Output enable)	Input	Read control signal. Read operation can be executed by activating $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ and $\overline{\text{OE}}$ . If $\overline{\text{WE}}$ is activated during read operation, $\overline{\text{OE}}$ is to be ineffective in the device.  Therefore, read operation cannot be executed.
I/O1 to I/O8 (Data inputs/outputs)	Input/Output	8-bit data bus. I/O1 to I/O8 are used to input/output data.

## ★ Hyper Page Mode (EDO)

The hyper page mode (EDO) is a kind of page mode with enhanced features. The two major features of the hyper page mode (EDO) are as follows.

### 1. Data output time is extended.

In the hyper page mode (EDO), the output data is held to the next  $\overline{\text{CAS}}$  cycle's falling edge, instead of the rising edge. For this reason, valid data output time in the hyper page mode (EDO) is extended compared with the fast page mode (= data extend function). In the fast page mode, the data output time becomes shorter as the  $\overline{\text{CAS}}$  cycle time becomes shorter. Therefore, in the hyper page mode (EDO), the timing margin in read cycle is larger than that of the fast page mode even if the  $\overline{\text{CAS}}$  cycle time becomes shorter.

### 2. The $\overline{\text{CAS}}$ cycle time in the hyper page mode (EDO) is shorter than that in the fast page mode.


In the hyper page mode (EDO), due to the data extend function, the  $\overline{\text{CAS}}$  cycle time can be shorter than in the fast page mode if the timing margin is the same.

Taking a device whose  $t_{RAC}$  is 60 ns as an example, the  $\overline{\text{CAS}}$  cycle time in the fast page mode is 25 ns while that in the fast page mode is 40 ns.

In the hyper page mode (EDO), read (data out) and write (data in) cycles can be executed repeatedly during one RAS cycle. The hyper page mode (EDO) allows both read and write operations during one cycle.

The following shows a part of the hyper page mode (EDO) read cycle. Specifications to be observed are described in the next page.

**Hyper Page Mode (EDO) Read Cycle**



**Cautions when using the hyper page mode (EDO)**

1.  $\overline{\text{CAS}}$  access should be used to operate  $t_{HPC}$  at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$  as follows. The effective specification depends on the state of each signal.
  - (1) Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are inactive (at the end of read cycle)  
 $\overline{\text{WE}}$ : inactive,  $\overline{\text{OE}}$ : active  
 $t_{OFC}$  is effective when  $\overline{\text{RAS}}$  is inactivated before  $\overline{\text{CAS}}$  is inactivated.  
 $t_{OFR}$  is effective when  $\overline{\text{CAS}}$  is inactivated before  $\overline{\text{RAS}}$  is inactivated.  
The slower of  $t_{OFC}$  and  $t_{OFR}$  becomes effective.
  - (2) Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are active or either  $\overline{\text{RAS}}$  or  $\overline{\text{CAS}}$  is active (in read cycle)  
 $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ : inactive .....  $t_{EZ}$  is effective.  
Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are inactive or  $\overline{\text{RAS}}$  is active and  $\overline{\text{CAS}}$  is inactive (at the end of read cycle)  
 $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ : active and either  $t_{RH}$  or  $t_{CH}$  must be met .....  $t_{EZ}$  and  $t_{WPZ}$  are effective.  
The faster of  $t_{EZ}$  and  $t_{WPZ}$  becomes effective.
3. In read cycle, the effective specification depends on the state of  $\overline{\text{CAS}}$  signal when controlling data output with the  $\overline{\text{OE}}$  signal.
  - (1)  $\overline{\text{CAS}}$ : inactive,  $\overline{\text{OE}}$ : active .....  $t_{CHO}$  is effective.
  - (2)  $\overline{\text{CAS}}$ ,  $\overline{\text{OE}}$ : active .....  $t_{CH}$  is effective.

## Electrical Specifications

- All voltages are referenced to GND.
- After power up ( $V_{CC} \geq V_{CC(MIN.)}$ ), wait more than  $100 \mu s$  ( $\overline{RAS}$ ,  $\overline{CAS}$  inactive) and then, execute eight  $\overline{CAS}$  before  $\overline{RAS}$  or  $\overline{RAS}$  only refresh cycles as dummy cycles to initialize internal circuit.

## Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	$V_T$		-1.0 to +7.0	V
Supply voltage	$V_{CC}$		-1.0 to +7.0	V
Output current	$I_O$		50	mA
Power dissipation	$P_D$		1	W
Operating ambient temperature	$T_A$		0 to +70	°C
Storage temperature	$T_{STG}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

## Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	$V_{CC}$		4.5	5.0	5.5	V
High level input voltage	$V_{IH}$		2.4		$V_{CC} + 1.0$	V
Low level input voltage	$V_{IL}$		-1.0		+0.8	V
Operating ambient temperature	$T_A$		0		70	°C

## Capacitance ( $T_A = 25$ °C, $f = 1$ MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{I1}$	Address			5	pF
	$C_{I2}$	$\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ , $\overline{OE}$			7	
Data input/output capacitance	$C_{I/O}$	I/O			7	pF

## DC Characteristics (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Test condition			MIN.	MAX.	Unit	Notes
Operating current		Icc1	RAS, CAS cycling t <sub>RC</sub> = t <sub>HPC</sub> (MIN.), I <sub>O</sub> = 0 mA			t <sub>RC</sub> = 50 ns		120	mA 1, 2, 3
						t <sub>RC</sub> = 60 ns		110	
						t <sub>RC</sub> = 70 ns		100	
Standby current	$\mu$ PD42S17805	Icc2	RAS, CAS $\geq V_{IH}$ (MIN.), I <sub>O</sub> = 0 mA					2.0	mA
			RAS, CAS $\geq V_{CC} - 0.2$ V, I <sub>O</sub> = 0 mA					0.25	
	$\mu$ PD4217805		RAS, CAS $\geq V_{IH}$ (MIN.), I <sub>O</sub> = 0 mA					2.0	
			RAS, CAS $\geq V_{CC} - 0.2$ V, I <sub>O</sub> = 0 mA					1.0	
RAS only refresh current		Icc3	RAS cycling, CAS $\geq V_{IH}$ (MIN.) t <sub>RC</sub> = t <sub>HPC</sub> (MIN.), I <sub>O</sub> = 0 mA			t <sub>RC</sub> = 50 ns		120	mA 1, 2, 3, 4
						t <sub>RC</sub> = 60 ns		110	
						t <sub>RC</sub> = 70 ns		100	
Operating current (Hyper page mode (EDO))		Icc4	RAS $\leq V_{IL}$ (MAX.), CAS cycling t <sub>HPC</sub> = t <sub>HPC</sub> (MIN.), I <sub>O</sub> = 0 mA			t <sub>RC</sub> = 50 ns		100	mA 1, 2, 5
						t <sub>RC</sub> = 60 ns		90	
						t <sub>RC</sub> = 70 ns		80	
CAS before RAS refresh current		Icc5	RAS cycling t <sub>RC</sub> = t <sub>RC</sub> (MIN.), I <sub>O</sub> = 0 mA			t <sub>RC</sub> = 50 ns		120	mA 1, 2
						t <sub>RC</sub> = 60 ns		110	
						t <sub>RC</sub> = 70 ns		100	
CAS before RAS long refresh current (2,048 cycles / 128 ms, only for the $\mu$ PD42S17805)		Icc6	CAS before RAS refresh: t <sub>RC</sub> = 62.5 $\mu$ s RAS, CAS: $V_{CC} - 0.2$ V $\leq V_{IH} \leq V_{IH}$ (MAX.) 0 V $\leq V_{IL} \leq 0.2$ V Standby: RAS, CAS $\geq V_{CC} - 0.2$ V Address: $V_{IH}$ or $V_{IL}$ WE, OE: $V_{IH}$ I <sub>O</sub> = 0 mA			t <sub>AS</sub> $\leq 300$ ns		400	$\mu$ A 1, 2
						t <sub>AS</sub> $\leq 1$ $\mu$ s		500	
CAS before RAS self refresh current (only for the $\mu$ PD42S17805)		Icc7	RAS, CAS : t <sub>AS</sub> = 5 ms $V_{CC} - 0.2$ V $\leq V_{IH} \leq V_{IH}$ (MAX.) 0 V $\leq V_{IL} \leq 0.2$ V I <sub>O</sub> = 0 mA					250	$\mu$ A 2
Input leakage current	I <sub>I(L)</sub>		V <sub>I</sub> = 0 to 5.5 V All other pins not under test = 0 V	-10	+10	$\mu$ A			
Output leakage current	I <sub>O(L)</sub>		V <sub>O</sub> = 0 to 5.5 V Output is disabled (Hi-Z)	-10	+10	$\mu$ A			
High level output voltage	V <sub>OH</sub>		I <sub>O</sub> = -5.0 mA	2.4		V			
Low level output voltage	V <sub>OL</sub>		I <sub>O</sub> = +4.2 mA		0.4	V			

**Notes** 1. Icc1, Icc3, Icc4, Icc5 and Icc6 depend on cycle rates (t<sub>RC</sub> and t<sub>HPC</sub>).

2. Specified values are obtained with outputs unloaded.


3. Icc1 and Icc3 are measured assuming that address can be changed once or less during RAS  $\leq V_{IL}$  (MAX.) and CAS  $\geq V_{IH}$  (MIN.).

4. Icc3 is measured assuming that all column address inputs are held at either high or low.

5. Icc4 is measured assuming that all column address inputs are switched only once during each hyper page (EDO) cycle.

**AC Characteristics (Recommended Operating Conditions unless otherwise noted)****AC Characteristics Test Conditions**

## (1) Input timing specification





## ★ (2) Output timing specification


- $\mu$ PD42S17805-50, 4217805-50

- $\mu$ PD42S17805-60, 4217805-60

- $\mu$ PD42S17805-70, 4217805-70



## (3) Output load condition



## Common to Read, Write, Read Modify Write Cycle

Parameter	Symbol	t <sub>RAC</sub> = 50 ns		t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read / Write cycle time	t <sub>RC</sub>	84	—	104	—	124	—	ns	
$\overline{\text{RAS}}$ precharge time	t <sub>RP</sub>	30	—	40	—	50	—	ns	
$\overline{\text{CAS}}$ precharge time	t <sub>CPN</sub>	8	—	10	—	10	—	ns	
$\overline{\text{RAS}}$ pulse width	t <sub>TRAS</sub>	50	10,000	60	10,000	70	10,000	ns	1
$\overline{\text{CAS}}$ pulse width	t <sub>TCAS</sub>	8	10,000	10	10,000	12	10,000	ns	
$\overline{\text{RAS}}$ hold time	t <sub>TRSH</sub>	10	—	10	—	12	—	ns	
$\overline{\text{CAS}}$ hold time	t <sub>TCSH</sub>	38	—	40	—	50	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t <sub>TRCD</sub>	11	37	14	45	14	52	ns	2
$\overline{\text{RAS}}$ to column address delay time	t <sub>TRAD</sub>	9	25	12	30	12	35	ns	2
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t <sub>TCRP</sub>	5	—	5	—	5	—	ns	3
Row address setup time	t <sub>TASR</sub>	0	—	0	—	0	—	ns	
Row address hold time	t <sub>TRAH</sub>	7	—	10	—	10	—	ns	
Column address setup time	t <sub>TASC</sub>	0	—	0	—	0	—	ns	
Column address hold time	t <sub>TCAH</sub>	7	—	10	—	12	—	ns	
OE lead time referenced to $\overline{\text{RAS}}$	t <sub>TOES</sub>	0	—	0	—	0	—	ns	
$\overline{\text{CAS}}$ to data setup time	t <sub>TCLZ</sub>	0	—	0	—	0	—	ns	
OE to data setup time	t <sub>TO LZ</sub>	0	—	0	—	0	—	ns	
OE to data delay time	t <sub>TOED</sub>	10	—	13	—	15	—	ns	
Transition time (rise and fall)	t <sub>TR</sub>	1	50	1	50	1	50	ns	
Refresh time	$\mu$ PD42S17805	t <sub>REF</sub>	—	128	—	128	—	128	ms
	$\mu$ PD4217805		—	32	—	32	—	32	ms

**Notes 1.** In  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles, t<sub>TRAS(MAX.)</sub> is 100  $\mu$ s.

If 10  $\mu$ s < t<sub>TRAS</sub> < 100  $\mu$ s,  $\overline{\text{RAS}}$  precharge time for  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh (t<sub>TRPS</sub>) is applied.

**2.** For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from $\overline{\text{RAS}}$
t <sub>TRAD</sub> ≤ t <sub>TRAD(MAX.)</sub> and t <sub>TRCD</sub> ≤ t <sub>TRCD(MAX.)</sub>	t <sub>RAC</sub> (MAX.)	t <sub>RAC</sub> (MAX.)
t <sub>TRAD</sub> > t <sub>TRAD(MAX.)</sub> and t <sub>TRCD</sub> ≤ t <sub>TRCD(MAX.)</sub>	t <sub>AA</sub> (MAX.)	t <sub>TRAD</sub> + t <sub>AA</sub> (MAX.)
t <sub>TRCD</sub> > t <sub>TRCD(MAX.)</sub>	t <sub>TCAC</sub> (MAX.)	t <sub>TRCD</sub> + t <sub>TCAC</sub> (MAX.)

t<sub>TRAD(MAX.)</sub> and t<sub>TRCD(MAX.)</sub> are specified as reference points only ; they are not restrictive operating parameters.

They are used to determine which access time (t<sub>RAC</sub>, t<sub>AA</sub> or t<sub>TCAC</sub>) is to be used for finding out when output data will be available. Therefore, the input conditions t<sub>TRAD</sub> ≥ t<sub>TRAD(MAX.)</sub> and t<sub>TRCD</sub> ≥ t<sub>TRCD(MAX.)</sub> will not cause any operation problems.

**3.** t<sub>TCRP</sub>(MIN.) requirement is applied to  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  cycles.

**4.** This specification is applied only to the  $\mu$ PD42S17805.

**Read Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 50 ns		t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Access time from RAS	t <sub>RAC</sub>	—	50	—	60	—	70	ns	1
Access time from CAS	t <sub>CAC</sub>	—	13	—	15	—	18	ns	1
Access time from column address	t <sub>AA</sub>	—	25	—	30	—	35	ns	1
Access time from OE	t <sub>OE</sub>	—	13	—	15	—	18	ns	
Column address lead time referenced to RAS	t <sub>RL</sub>	25	—	30	—	35	—	ns	
Read command setup time	t <sub>RCS</sub>	0	—	0	—	0	—	ns	
Read command hold time referenced to RAS	t <sub>RHH</sub>	0	—	0	—	0	—	ns	2
Read command hold time referenced to CAS	t <sub>RCH</sub>	0	—	0	—	0	—	ns	2
Output buffer turn-off delay time from OE	t <sub>OEZ</sub>	0	10	0	13	0	15	ns	3
CAS hold time to OE	t <sub>CHO</sub>	5	—	5	—	5	—	ns	4

**Notes** 1. For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from RAS
t <sub>RAD</sub> ≤ t <sub>RAD</sub> (MAX.) and t <sub>RCD</sub> ≤ t <sub>RCD</sub> (MAX.)	t <sub>RAC</sub> (MAX.)	t <sub>RAC</sub> (MAX.)
t <sub>RAD</sub> > t <sub>RAD</sub> (MAX.) and t <sub>RCD</sub> ≤ t <sub>RCD</sub> (MAX.)	t <sub>AA</sub> (MAX.)	t <sub>RAD</sub> + t <sub>AA</sub> (MAX.)
t <sub>RCD</sub> > t <sub>RCD</sub> (MAX.)	t <sub>CAC</sub> (MAX.)	t <sub>RCD</sub> + t <sub>CAC</sub> (MAX.)

t<sub>RAD</sub> (MAX.) and t<sub>RCD</sub> (MAX.) are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time (t<sub>RAC</sub>, t<sub>AA</sub> or t<sub>CAC</sub>) is to be used for finding out when output data will be available. Therefore, the input conditions t<sub>RAD</sub> ≥ t<sub>RAD</sub> (MAX.) and t<sub>RCD</sub> ≥ t<sub>RCD</sub> (MAX.) will not cause any operation problems.

2. Either t<sub>RCH</sub> (MIN.) or t<sub>RHH</sub> (MIN.) should be met in read cycles.
3. t<sub>OEZ</sub>(MAX.) defines the time when the output achieves the condition of Hi-Z and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
4. WE: inactive (in read cycle)  
 CAS: inactive, OE: active ..... t<sub>CHO</sub> is effective.  
 CAS, OE: active ..... t<sub>OEZ</sub> is effective.

**Write Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 50 ns		t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
WE hold time referenced to CAS	t <sub>WCH</sub>	7	—	10	—	10	—	ns	1
WE pulse width	t <sub>WP</sub>	8	—	10	—	10	—	ns	1
WE lead time referenced to RAS	t <sub>RWL</sub>	10	—	10	—	12	—	ns	
WE lead time referenced to CAS	t <sub>CWL</sub>	8	—	10	—	12	—	ns	
WE setup time	t <sub>WCS</sub>	0	—	0	—	0	—	ns	2
OE hold time	t <sub>OEH</sub>	0	—	0	—	0	—	ns	
Data-in setup time	t <sub>DS</sub>	0	—	0	—	0	—	ns	3
Data-in hold time	t <sub>DH</sub>	7	—	10	—	10	—	ns	3

- Notes**
1. t<sub>WP</sub> (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t<sub>WCH</sub> (MIN.) should be met.
  2. If t<sub>WCS</sub>  $\geq$  t<sub>WCS</sub> (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
  3. t<sub>DS</sub> (MIN.) and t<sub>DH</sub> (MIN.) are referenced to the CAS falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the WE falling edge.

**Read Modify Write Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 50 ns		t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read modify write cycle time	t <sub>RWC</sub>	107	—	133	—	157	—	ns	
RAS to WE delay time	t <sub>RWD</sub>	64	—	77	—	89	—	ns	1
CAS to WE delay time	t <sub>CWD</sub>	27	—	32	—	37	—	ns	1
Column address to WE delay time	t <sub>AWD</sub>	39	—	47	—	54	—	ns	1

- Note**
1. If t<sub>WCS</sub>  $\geq$  t<sub>WCS</sub> (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t<sub>RWD</sub>  $\geq$  t<sub>RWD</sub> (MIN.), t<sub>CWD</sub>  $\geq$  t<sub>CWD</sub> (MIN.), t<sub>AWD</sub>  $\geq$  t<sub>AWD</sub> (MIN.) and t<sub>CPWD</sub>  $\geq$  t<sub>CPWD</sub> (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

## Hyper Page Mode (EDO)

Parameter	Symbol	t <sub>RAC</sub> = 50 ns		t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read / Write cycle time	t <sub>HPC</sub>	20	—	25	—	30	—	ns	1
RAS pulse width	t <sub>RASP</sub>	50	125,000	60	125,000	70	125,000	ns	
★ CAS pulse width	t <sub>HCAS</sub>	8	10,000	10	10,000	12	10,000	ns	
★ CAS precharge time	t <sub>CP</sub>	8	—	10	—	10	—	ns	
Access time from CAS precharge	t <sub>ACP</sub>	—	30	—	35	—	40	ns	
CAS precharge to WE delay time	t <sub>CPWD</sub>	41	—	52	—	59	—	ns	2
RAS hold time from CAS precharge	t <sub>RHCP</sub>	30	—	35	—	40	—	ns	
Read modify write cycle time	t <sub>HPRWC</sub>	52	—	66	—	75	—	ns	
Data output hold time	t <sub>DHC</sub>	5	—	5	—	5	—	ns	
OE to CAS hold time	t <sub>OCH</sub>	5	—	5	—	5	—	ns	3
OE precharge time	t <sub>OEP</sub>	5	—	5	—	5	—	ns	
Output buffer turn-off delay from WE	t <sub>WEZ</sub>	0	10	0	13	0	15	ns	4,5
WE pulse width	t <sub>WPZ</sub>	8	—	10	—	10	—	ns	5
Output buffer turn-off delay from RAS	t <sub>OFR</sub>	0	10	0	13	0	15	ns	4,5
Output buffer turn-off delay from CAS	t <sub>OFC</sub>	0	10	0	13	0	15	ns	4,5

**Notes** 1. t<sub>HPC</sub> (MIN.) is applied to CAS access.

2. If twcs  $\geq$  twcs (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If trwd  $\geq$  trwd (MIN.), tcwd  $\geq$  tcwd (MIN.), tawd  $\geq$  tawd (MIN.) and tcpwd  $\geq$  tcpwd (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

3. WE: inactive (in read cycle)

CAS: inactive, OE: active ..... tcho is effective.

CAS, OE: active ..... toch is effective.

4. tofc (MAX.), tofr (MAX.) and twez (MAX.) define the time when the output achieves the conditions of Hi-Z and is not referenced to Voh or Vol.

5. To make I/Os to Hi-Z in read cycle, it is necessary to control RAS, CAS, WE, OE as follows. The effective specification depends on state of each signal.

(1) Both RAS and CAS are inactive (at the end of the read cycle)

WE: inactive, OE: active

tofc is effective when RAS is inactivated before CAS is inactivated.

tofr is effective when CAS is inactivated before RAS is inactivated.

The slower of tofc and tofr becomes effective.

(2) Both RAS and CAS are active or either RAS or CAS is active (in read cycle)

WE, OE: inactive ..... toezi is effective.

Both RAS and CAS are inactive or RAS is active and CAS is inactive (at the end of read cycle)

WE, OE: active and either trrh or trch must be met ..... twez and twpz are effective.

The faster of toezi and twez becomes effective.


The faster of (1) and (2) becomes effective.

## Refresh Cycle


Parameter	Symbol	t <sub>TRAC</sub> = 50 ns		t <sub>TRAC</sub> = 60 ns		t <sub>TRAC</sub> = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
CAS setup time	t <sub>CSR</sub>	5	—	5	—	5	—	ns	
CAS hold time (CAS before RAS refresh)	t <sub>CHR</sub>	10	—	10	—	10	—	ns	
RAS precharge CAS hold time	t <sub>RPC</sub>	5	—	5	—	5	—	ns	
RAS pulse width (CAS before RAS self refresh)	t <sub>RASS</sub>	100	—	100	—	100	—	$\mu$ s	1
RAS precharge time (CAS before RAS self refresh)	t <sub>RPSS</sub>	90	—	110	—	130	—	ns	1
CAS hold time (CAS before RAS self refresh)	t <sub>CHS</sub>	—50	—	—50	—	—50	—	ns	1
WE setup time	t <sub>WSR</sub>	10	—	10	—	10	—	ns	
WE hold time	t <sub>WHR</sub>	15	—	15	—	15	—	ns	

Note 1. This specification is applied only to the  $\mu$ PD42S17805.

## Read Cycle




## Early Write Cycle




**Remark**  $\overline{OE}$ : Don't care


## Late Write Cycle



## Read Modify Write Cycle




## Hyper Page Mode (EDO) Read Cycle




**Remark** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive  $\overline{\text{CAS}}$  cycles within the same  $\overline{\text{RAS}}$  cycle.

## Hyper Page Mode (EDO) Read Cycle (WE Control)




**Remark** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Hyper Page Mode (EDO) Read Cycle ( $\overline{OE}$  Control)

**Remark** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive  $\overline{CAS}$  cycles within the same  $\overline{RAS}$  cycle.


## Hyper Page Mode (EDO) Early Write Cycle



**Remarks** 1.  $\overline{OE}$ : Don't care


2. In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive  $\overline{CAS}$  cycles within the same  $\overline{RAS}$  cycle.

## Hyper Page Mode (EDO) Late Write Cycle




**Remark** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

## Hyper Page Mode (EDO) Read Modify Write Cycle




**Remark** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

## Hyper Page Mode (EDO) Read and Write Cycle



**Remark** In the hyper page mode (EDO), read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

**CAS Before RAS Self Refresh Cycle (Only for the  $\mu$ PD42S17805)**

**Remark** Address,  $\overline{OE}$  : Don't care    I/O : Hi-Z

**Cautions on Use of CAS Before RAS Self Refresh**

$\overline{CAS}$  before  $\overline{RAS}$  self refresh can be used independently when used in combination with distributed  $\overline{CAS}$  before  $\overline{RAS}$  long refresh; However, when used in combination with burst  $\overline{CAS}$  before  $\overline{RAS}$  long refresh or with long  $\overline{RAS}$  only refresh (both distributed and burst), the following cautions must be observed.

**(1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh**

When  $\overline{CAS}$  before  $\overline{RAS}$  self refresh and burst  $\overline{CAS}$  before  $\overline{RAS}$  long refresh are used in combination, please perform  $\overline{CAS}$  before  $\overline{RAS}$  refresh 2,048 times within a 32 ms interval just before and after setting  $\overline{CAS}$  before  $\overline{RAS}$  self refresh.


**(2) Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh**

When  $\overline{CAS}$  before  $\overline{RAS}$  self refresh and  $\overline{RAS}$  only refresh are used in combination, please perform  $\overline{RAS}$  only refresh 2,048 times within a 32 ms interval just before and after setting  $\overline{CAS}$  before  $\overline{RAS}$  self refresh.


**(3)** If  $t_{RASS}(\text{MIN.})$  is not satisfied at the beginning of  $\overline{CAS}$  before  $\overline{RAS}$  self refresh cycles ( $t_{RAS} < 100 \mu\text{s}$ ),  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycles will be executed one time.

If  $10 \mu\text{s} < t_{RAS} < 100 \mu\text{s}$ ,  $\overline{RAS}$  precharge time for  $\overline{CAS}$  before  $\overline{RAS}$  self refresh ( $t_{RPS}$ ) is applied. And refresh cycles (2,048/128 ms) should be met.

For details, please refer to **How to use DRAM User's Manual**.


**CAS Before RAS Refresh Cycle**

**Remark** Address,  $\overline{\text{OE}}$ : Don't care I/O: Hi-Z


**RAS Only Refresh Cycle**

**Remark**  $\overline{\text{WE}}, \overline{\text{OE}}$ : Don't care I/O: Hi-Z


## Hidden Refresh Cycle (Read)



## Hidden Refresh Cycle (Write)



**Remark**  $\overline{OE}$ : Don't care

**Test Mode Set Cycle ( $\overline{WE}$ ,  $\overline{CAS}$  Before  $\overline{RAS}$  Refresh Cycle)**

**Remark** Address,  $\overline{OE}$ : Don't care I/O: Hi-Z

**Test Mode**

By using the test mode, the test time can be reduced. The reason for this is that, the memory emulates the  $\times 16$ -bit organization during test mode. Don't care about the input levels of the  $\overline{CAS}$  input A0.

**(1) Setting the mode**

Executing the test mode cycle ( $\overline{WE}$ ,  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle) sets the test mode.

**(2) Write/read operation**

When either a "0" or a "1" is written to the input pin in test mode, this data is written to 16 bits of memory cell.

Next, when the data is read from the output pin at the same address, the cell can be checked.

Output = "1": Normal write (all memory cells)

Output = "0": Abnormal write

**(3) Refresh**


Refresh in the test mode must be performed with the  $\overline{RAS}$  /  $\overline{CAS}$  cycle or with the  $\overline{WE}$ ,  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle. The  $\overline{WE}$ ,  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle use the same counter as the  $\overline{CAS}$  before  $\overline{RAS}$  refresh's internal counter.

**(4) Mode Cancellation**


The test mode is cancelled by executing one cycle of  $\overline{RAS}$  only refresh cycle or  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle.

## Package Drawings

## 28PIN PLASTIC TSOP(II) (400 mil)



## 28 PIN PLASTIC SOJ (400 mil)

**NOTE**

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P28LE-400A1

ITEM	MILLIMETERS	INCHES
B	$18.67^{+0.2}_{-0.35}$	$0.735^{+0.008}_{-0.013}$
C	10.16	0.400
D	$11.18 \pm 0.2$	$0.440^{+0.008}_{-0.007}$
E	$1.08 \pm 0.15$	$0.043^{+0.006}_{-0.007}$
F	0.74	0.029
G	$3.5 \pm 0.2$	$0.138^{+0.008}_{-0.007}$
H	$2.545 \pm 0.2$	$0.100 \pm 0.008$
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	$0.40 \pm 0.10$	$0.016^{+0.004}_{-0.005}$
N	0.12	0.005
P	$9.40 \pm 0.20$	$0.370^{+0.008}_{-0.007}$
Q	0.10	0.004
T	R 0.85	R 0.033
U	$0.20^{+0.10}_{-0.05}$	$0.008^{+0.004}_{-0.002}$

## ★ Recommended Soldering Conditions

The following conditions (see tables below and next page) must be met for soldering conditions of the  $\mu$ PD42S17805, 4217805.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (C10535E).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

## Types of Surface Mount Device

$\mu$ PD42S17805G5-7JD, 4217805G5-7JD: 28-pin plastic TSOP (II) (400 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 3 Exposure limit: 7 days <small>Note</small> (10 hours pre-baking is required at 125 °C afterwards)	IR35-107-3
VPS	Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 3 Exposure limit: 7 days <small>Note</small> (10 hours pre-baking is required at 125 °C afterwards)	VP15-107-3
Partial heating method	Terminal temperature: 300 °C or lower, Time: 3 seconds or lower (Per side of the package).	-

**Note** Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

**Caution** Do not apply more than one soldering method at any one time, except for "Partial heating method".

$\mu$ PD42S17805LE, 4217805LE: 28-pin plastic SOJ (400 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 3 Exposure limit: 7 days <sup>Note</sup> (20 hours pre-baking is required at 125 °C afterwards)	IR35-207-3
VPS	Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 3 Exposure limit: 7 days <sup>Note</sup> (20 hours pre-baking is required at 125 °C afterwards)	VP15-207-3
Partial heating method	Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package).	-

**Note** Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

**Caution** Do not apply more than one soldering method at any one time, except for "Partial heating method".