

Description

The μPD424410 is a 1,048,576 by 4-bit dynamic RAM designed with a write-per-bit option to operate from a single +5-volt power supply. Advanced polycide technology minimizes silicon area and provides high storage cell capacity, high performance, and high reliability. A single-transistor dynamic storage cell and CMOS circuitry throughout ensure minimum power dissipation, while an on-chip circuit internally generates the negative-voltage substrate bias—automatically and transparently.

The three-state I/O pins are controlled by $\overline{\text{CAS}}$ independent of RAS. After a valid read or read-modify-write cycle, data is held on the outputs by maintaining $\overline{\text{CAS}}$ low. Data outputs return to high impedance when $\overline{\text{CAS}}$ goes high. Fast-page read and write cycles can be executed by cycling $\overline{\text{CAS}}$.

Refreshing may be accomplished by means of a $\overline{\text{CAS}}$ before RAS cycle that internally generates the refresh address. Refreshing may also be accomplished by means of RAS-only refresh cycles or by normal read or write cycles on the 1,024 address combinations of A_0 through A_9 during a 16-ms refresh period.

Features


- 1,048,576 by 4-bit organization
- Single +5-volt power supply
- Write-per-bit option
- Fast-page option
- Low power dissipation
- $\overline{\text{CAS}}$ before RAS internal refreshing
- Multiplexed address inputs
- On-chip substrate bias generator
- TTL-compatible inputs and outputs
- Nonlatched, three-state outputs
- Low input capacitance
- 1024 refresh cycles every 16 ms
- High-density 26/20-pin plastic SOJ, 26/20-pin plastic TSOP, or 20-pin plastic ZIP packaging

Pin Identification


Name	Function
$A_0 - A_9$	Address inputs
$I/O_1 - I/O_4$	Data inputs and outputs
$\overline{\text{CAS}}$	Column address strobe
$\overline{\text{OE}}$	Output enable
$\overline{\text{RAS}}$	Row address strobe
$\overline{\text{WE}}$	Write enable
GND	Ground
V_{CC}	+ 5-volt power supply
NC	No connection

Pin Configurations

26/20-Pin Plastic SOJ




20-Pin Plastic ZIP




5f

Pin Configurations (cont)


26/20-Pin Plastic TSOP (Normal Pinouts)



26/20-Pin Plastic TSOP (Reverse Pinouts)



Block Diagram



Ordering Information

Part Number	RAS Access Time (max)	R/W Cycle Time (max)	Fast-Page Cycle (max)	Power Option	Package
μPD424410LA-60	60 ns	120 ns	40 ns	Standard	26/20-pin plastic SOJ (300 mil)
LA-70	70 ns	140 ns	45 ns		
LA-80	80 ns	160 ns	50 ns		
LA-100	100 ns	190 ns	60 ns		
μPD424410LA-60L	60 ns	120 ns	40 ns	Low power	
LA-70L	70 ns	140 ns	45 ns		
LA-80L	80 ns	160 ns	50 ns		
LA-10L	100 ns	190 ns	60 ns		
μPD424410LB-70	70 ns	140 ns	45 ns	Standard	26/20-pin plastic SOJ (350 mil)
LB-80	80 ns	160 ns	50 ns		
LB-100	100 ns	190 ns	60 ns		
μPD424410LB-70L	70 ns	140 ns	45 ns	Low power	
LB-80L	80 ns	160 ns	50 ns		
LB-10L	100 ns	190 ns	60 ns		
μPD424410V-60	60 ns	120 ns	40 ns	Standard	20-pin plastic ZIP
V-70	70 ns	140 ns	45 ns		
V-80	80 ns	160 ns	50 ns		
V-100	100 ns	190 ns	60 ns		
μPD424410V-60L	60 ns	120 ns	40 ns	Low power	
V-70L	70 ns	140 ns	45 ns		
V-80L	80 ns	160 ns	50 ns		
V-10L	100 ns	190 ns	60 ns		
μPD424410GS-60	60 ns	120 ns	40 ns	Standard	26/20-pin plastic TSOP (normal pinouts)
GS-70	70 ns	140 ns	45 ns		
GS-80	80 ns	160 ns	50 ns		
μPD424410GS-60L	60 ns	120 ns	40 ns	Low power	
GS-70L	70 ns	140 ns	45 ns		
GS-80L	80 ns	160 ns	50 ns		
μPD424410GSM-60	60 ns	120 ns	40 ns	Standard	26/20-pin plastic TSOP (reverse pinouts)
GSM-70	70 ns	140 ns	45 ns		
GSM-80	80 ns	160 ns	50 ns		
μPD424410GSM-60L	60 ns	120 ns	40 ns	Low power	
GSM-70L	70 ns	140 ns	45 ns		
GSM-80L	80 ns	160 ns	50 ns		

Absolute Maximum Ratings

Voltage on any pin relative to GND, V_T	-1.0 to +7.0 V
Operating temperature, T_{OPR}	0 to +70°C
Storage temperature, T_{STG}	-55 to +125°C
Short-circuit output current, I_{OS}	50 mA
Power dissipation, P_D	1.0 W

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Capacitance

$T_A = 25^\circ\text{C}$; $f = 1\text{ MHz}$

Parameter	Symbol	Max	Unit	Pins Under Test
Input capacitance	C_{I1}	5	pF	Addresses
	C_{I2}	7	pF	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$
Input/output capacitance	C_D	7	pF	$I/O_1 - I/O_4$

Recommended Operating Conditions

Parameter	Symbol	Min	Typ	Max	Unit
Input voltage, high	V_{IH}	2.4		$V_{CC} + 1.0$	V
Input voltage, low	V_{IL}	-1.0		0.8	V
Supply voltage	V_{CC}	4.5	5.0	5.5	V
Ambient temperature	T_A	0		70	°C

DC Characteristics

$T_A = 0\text{ to }+70^\circ\text{C}$; $V_{CC} = +5.0 \pm 10\%$

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Standby current	I_{CC2}			2.0	mA	$\overline{\text{RAS}} \geq V_{IH}(\text{min})$; $I_O = 0\text{ mA}$
				1.0	mA	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{CC} - 0.2\text{ V}$; $I_O = 0\text{ mA}$
Input leakage current	$I_{I(L)}$	-10		10	μA	$V_{IN} = 0\text{ V to }V_{CC}$; all other pins not under test = 0 V
Output leakage current	$I_{O(L)}$	-10		10	μA	D_{OUT} disabled; $V_{OUT} = 0\text{ V to }V_{CC}$
Output voltage, low	V_{OL}			0.4	V	$I_{OL} = 4.2\text{ mA}$
Output voltage, high	V_{OH}	2.4			V	$I_{OH} = -5\text{ mA}$

Low Power Battery Backup (-L Versions Only)

Symbol	Max	Unit	t_{RAS}	$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle	Standby Conditions
I_{CC6}	500	μA	$\leq 1\text{ }\mu\text{s}$	1024 refresh cycles (min) every 128 ms;	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{CC} - 0.2\text{ V}$; D_{IN} , $\overline{\text{WE}}$, $\overline{\text{OE}}$,
	300	μA	$\leq 200\text{ ns}$	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{CC} - 0.2\text{ V}$ or $\leq 0.2\text{ V}$, as appropriate; I/O open; all other inputs $\geq V_{CC} - 0.2\text{ V}$ or $\leq 0.2\text{ V}$	Addresses $\geq V_{CC} - 0.2\text{ V}$ or $\leq 0.2\text{ V}$; I/O open

AC Characteristics

$T_A = 0 \text{ to } +70^\circ\text{C}$; $V_{CC} = +5.0 \text{ V} \pm 10\%$

Parameter	Symbol	-60		-70		-80		-10		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max	Min	Max		
Operating current, average	I_{CC1}		120		100		90		80	mA	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycling; $t_{RC} = t_{RC \text{ min}}$ (Note 5)
Operating current, $\overline{\text{RAS}}$ -only refresh cycle, average	I_{CC3}		120		100		90		80	mA	$\overline{\text{RAS}}$ cycling; $\overline{\text{CAS}} \geq V_{IH}$ min; $t_{RC} = t_{RC \text{ min}}$ (Note 5)
Operating current, fast-page cycle, average	I_{CC4}		90		80		70		60	mA	$\overline{\text{RAS}} \leq V_{IL}$; $\overline{\text{CAS}}$ cycling; $t_{PC} = t_{PC \text{ min}}$ (Note 5)
Operating current, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle, average	I_{CC5}		120		100		90		80	mA	$\overline{\text{RAS}}$ cycling; $\overline{\text{CAS}} \leq V_{IL}$ max; $t_{RC} = t_{RC \text{ min}}$ (Note 5)
Access time from column address	t_{AA}		30		35		40		50	ns	(Notes 3, 4, 7, 8)
Access time from $\overline{\text{CAS}}$ precharge (rising edge)	t_{ACP}		45		55		45		55	ns	(Notes 3, 4, 7, 8)
Column address setup time	t_{ASC}	0		0		0		0		ns	
Row address setup time	t_{ASR}	0		0		0		0		ns	
Column address to $\overline{\text{WE}}$ delay time	t_{AWD}	50		55		65		80		ns	(Note 14)
Access time from $\overline{\text{CAS}}$ (falling edge)	t_{CAC}		20		20		20		25	ns	(Notes 3, 4, 7, 8)
Column address hold time	t_{CAH}	15		15		15		20		ns	
$\overline{\text{CAS}}$ pulse width	t_{CAS}	20	10,000	25	10,000	20	10,000	25	10,000	ns	
$\overline{\text{CAS}}$ hold time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refreshing	t_{CHR}	15		15		15		20		ns	
$\overline{\text{CAS}}$ to output active delay time	t_{CLZ}	0		0		0		0		ns	(Notes 4, 7)
$\overline{\text{CAS}}$ precharge time, fast-page cycle	t_{CP}	10		10		10		10		ns	
$\overline{\text{CAS}}$ precharge time, nonpage cycle	t_{CPN}	10		10		10		10		ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t_{CRP}	10		10		10		10		ns	(Note 10)
$\overline{\text{CAS}}$ hold time	t_{CSH}	60		70		80		100		ns	
$\overline{\text{CAS}}$ setup time for $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle	t_{CSR}	10		10		10		10		ns	
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay	t_{CWD}	40		40		45		55		ns	(Note 14)
Write command referenced to $\overline{\text{CAS}}$ lead time	t_{CWL}	15		15		15		20		ns	
Data-in hold time	t_{DH}	15		15		15		20		ns	(Note 13)
Data-in setup time	t_{DS}	0		0		0		0		ns	(Note 13)
Access time from $\overline{\text{OE}}$	t_{OEA}		20		20		20		25	ns	(Notes 3, 4, 7, 8)
$\overline{\text{OE}}$ data delay time	t_{OED}	15		15		20		25		ns	
$\overline{\text{OE}}$ command hold time	t_{OEH}	0		0		0		0		ns	
$\overline{\text{OE}}$ to $\overline{\text{RAS}}$ inactive setup time	t_{OES}	0		0		0		0		ns	
Output turnoff delay from $\overline{\text{OE}}$	t_{OEZ}	0	15	0	15	0	20	0	25	ns	(Note 9)
Output buffer turnoff delay	t_{OFF}	0	15	0	15	0	20	0	25	ns	(Note 9)
$\overline{\text{OE}}$ to output active delay time	t_{OLZ}	0		0		0		0		ns	(Notes 5, 7)
Fast-page read or write cycle time	t_{PC}	40		45		50		60		ns	(Note 6)
Fast page read-modify-write cycle time	t_{PRWC}	85		90		100		120		ns	(Note 6)
Access time from $\overline{\text{RAS}}$	t_{RAC}		60		70		80		100	ns	(Notes 3, 4, 7, 8)

AC Characteristics (cont)

Parameter	Symbol	-60		-70		-80		-10		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max	Min	Max		
RAS to column address delay time	t _{RAD}	15	30	15	35	17	40	17	50	ns	(Note 8)
Row address hold time	t _{RAH}	10		10		12		12		ns	
Column address lead time referenced to RAS (rising edge)	t _{RAL}	30		35		40		50		ns	
RAS pulse width	t _{RAS}	60	10,000	70	10,000	80	10,000	100	10,000	ns	
RAS pulse width, fast-page cycle	t _{RASP}	60	125,000	70	125,000	80	125,000	100	125,000	ns	
Random read or write cycle time	t _{RC}	120		140		160		190		ns	(Note 6)
RAS to CAS delay time	t _{RCD}	20	40	20	50	25	60	25	75	ns	(Note 8)
Read command hold time referenced to CAS	t _{RCH}	0		0		0		0		ns	(Note 11)
Read command setup time	t _{RCS}	0		0		0		0		ns	
Refresh period	t _{REF}		16		16		16		16	ms	Address A ₀ through A ₉
RAS precharge time	t _{RP}	50		60		70		80		ns	
RAS precharge CAS hold time	t _{RPC}	10		10		10		10		ns	
Read command hold time referenced to RAS	t _{RRH}	10		10		10		10		ns	(Note 11)
RAS hold time	t _{RSH}	20		20		20		25		ns	
Read-modify-write cycle time	t _{RWC}	165		185		210		250		ns	(Note 6)
RAS to WE delay	t _{RWD}	80		90		105		130		ns	(Note 14)
Write command referenced to RAS lead time	t _{RWL}	20		20		20		25		ns	
Rise and fall transition time	t _T	3	50	3	50	3	50	3	50	ns	(Note 3)
Write-per-bit hold time	t _{WBH}	15		15		15		20		ns	
Write-per-bit setup time	t _{WBS}	10		10		10		10		ns	
Write command hold time	t _{WCH}	15		15		15		20		ns	(Note 12)
Write command setup time	t _{WCS}	0		0		0		0		ns	(Note 14)
Write-per-bit mask data hold time	t _{WH}	15		15		15		20		ns	
WE command hold time for CAS before RAS refreshing	t _{WHR}	15		15		15		20		ns	
Write command pulse width	t _{WP}	15		15		15		20		ns	(Note 12)
Write-per-bit mask data setup time	t _{WS}	10		10		10		10		ns	
WE command setup time for CAS before RAS refreshing	t _{WSR}	10		10		10		10		ns	

Notes:


- (1) All voltages are referenced to GND.
- (2) An initial pause of 100 μs is required after power-up, followed by any eight RAS cycles, before proper device operation is achieved. At the end of the initial power up sequence, either a RAS-only or a CAS before RAS refresh cycle be executed while $V_{IH} \geq V_{IH}$ to ensure normal operation.
- (3) Ac measurements assume $t_T = 5$ ns.
- (4) V_{IH} (min) and V_{IL} (max) are reference levels for measuring the timing of input signals. Transition times are measured between V_{IH} and V_{IL} .
- (5) I_{CC1} , I_{CC3} , I_{CC4} , and I_{CC5} depend on output loading and cycle rates. Specified values are obtained with the output open. I_{CC3} is measured assuming that all column address inputs are held at either a high level or a low level during RAS-only refresh cycles. I_{CC4} is measured assuming that all column address inputs are switched only once during each fast-page cycle.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range ($T_A = 0$ to $+70^\circ\text{C}$) is assured.
- (7) Load = 2 TTL (-1 mA, $+4$ mA) loads and 100 pF.
- (8) If $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$, access time is defined by $t_{RAC}(\text{max})$. If $t_{RCD} \geq t_{RCD}(\text{max})$, access time is defined by $t_{CAC}(\text{max})$. If $t_{RAD} \geq t_{RAD}(\text{max})$, access time is defined by $t_{AA}(\text{max})$.
- (9) $t_{OFF}(\text{max})$ and $t_{OEZ}(\text{max})$ define the time at which the outputs achieve the open-circuit condition and are not referenced to V_{OH} or V_{OL} .
- (10) The t_{CRP} requirement should be applicable for $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycles preceded by any cycle.
- (11) Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- (12) Parameter t_{WP} is applicable for a delayed write cycle such as a read-write/read-modify-write cycle. For early write cycles, both t_{WCS} and t_{WCH} must be met.
- (13) These parameters are referenced to the falling edge of $\overline{\text{CAS}}$ for early write cycles and to the falling edge of $\overline{\text{WE}}$ for delayed write or read-modify-write cycles.
- (14) t_{WCS} , t_{RWD} , t_{CWD} , and t_{AWD} are restrictive operating parameters in read-write/read-modify-write cycles only. If $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data I/O pins will remain open-circuit throughout the entire cycle. If $t_{CWD} \geq t_{CWD}(\text{min})$, $t_{RWD} \geq t_{RWD}(\text{min})$, and $t_{AWD} \geq t_{AWD}(\text{min})$, then the cycle is a read-write cycle and the data I/O pins will contain data read from the selected cells. If neither of the above conditions is met, the condition of the data I/O pins (at access time and until CAS returns to V_{IH}) is indeterminate.
- (15) A test mode may be initiated by executing a $\overline{\text{CAS}}$ before RAS refresh cycle with $\overline{\text{WE}}$ held at V_{IL} . This mode also may inadvertently be initiated during power-up because external control of the signal lines is very difficult during this period. It is therefore recommended that while $\overline{\text{WE}}$ is held at V_{IH} , either a RAS-only or CAS before RAS refresh cycle should be executed at any time after the end of the initial power-up sequence to ensure normal device operation.
- (16) These parameters define a read-modify-write cycle.

Write-Per-Bit Option

The write-per-bit option may be used to allow a write cycle to change any number of bits in the 4-bit word. The mask is loaded from the four I/O lines at the falling edge of $\overline{\text{RAS}}$ if $\overline{\text{WE}} = V_{\text{IL}}$. If the I/O line is high, then the corresponding bit will be written when the write cycle

executes. If an I/O line is low, the corresponding bit does not change. A mask loaded during fast-page operation will remain set and active for each write cycle that executes while $\overline{\text{RAS}}$ remains low. The mask may be changed at the falling edge of $\overline{\text{RAS}}$ only.


Comparison of Write-Per-Bit Cycle Versus Standard 4-Bit Write Cycle



83VB-67798

Timing Waveforms


Read Cycle



5f


Timing Waveforms (cont)

Early Write Cycle




Timing Waveforms (cont)

Late Write Cycle




Timing Waveforms (cont)

Read-Write/Read-Modify-Write Cycle



Timing Waveforms (cont)


Fast-Page Read Cycle



5f


Timing Waveforms (cont)

Fast-Page Early Write Cycle




Timing Waveforms (cont)

Fast-Page Late Write Cycle




Timing Waveforms (cont)

Fast-Page Read-Write/Read-Modify-Write Cycle



Timing Waveforms (cont)


Hidden Refresh Cycle



5f

Timing Waveforms (cont)

$\overline{\text{RAS}}$ -Only Refresh Cycle



$\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle

