16K

X2816C

2048 x 8 Bit

5 Volt, Byte Alterable E²PROM

T-46-13-27

FEATURES

- 90 ns Access Time
- SIMPLE Byte and Page Write
 - —Single 5 Volt Supply
 - —No External High Voltages or V_{PP} Control Circuits
 - -Self Timed
 - -No Erase Before Write
 - -No Complex Programming Algorithms
 - —No Overerase Problem
- High Performance Advanced NMOS Technology
- Fast Write Cycle Times
 - —16-Byte Page Write Operation
 - -Byte or Page Write Cycle: 5 ms Typical
 - --- Complete Memory Rewrite: 640 ms Typical
- ---Effective Byte Write Cycle Time: 300 μs
 Typical
- DATA Polling
 - -Allows User to Minimize Write Cycle Time
- JEDEC Approved Byte-Wide Pinout
- High Reliability
 - -Endurance: 10,000 Cycles
 - -Data Retention: 100 Years


DESCRIPTION


The Xicor X2816C is a 2K x 8 E2PROM, fabricated with an advanced, high performance N-channel floating gate MOS technology. Like all Xicor Programmable nonvolatile memories it is a 5V only device. The X2816C features the JEDEC approved pinout for byte-wide memories, compatible with industry standard RAMs, ROMs and EPROMs.

The X2816C supports a 16-byte page write operation, typically providing a 300 μ s/byte write cycle, enabling the entire memory to be written in less than 640 ms. The X2816C also features \overline{DATA} Polling, a system software support scheme used to indicate the early completion of a write cycle.

Xicor E²PROMs are designed and tested for applications requiring extended endurance. Inherent data retention is greater than 100 years.

PIN CONFIGURATION





3

3852-1

. .

PIN DESCRIPTIONS

Addresses (A₀-A₁₀)

The Address inputs select an 8-bit memory location during a read or write operation.

Chip Enable (CE)

The Chip Enable input must be LOW to enable all read/write operations. When $\overline{\text{CE}}$ is HIGH, power consumption is reduced.

Output Enable (OE)

The Output Enable input controls the data output buffers and is used to initiate read operations.


PIN NAMES

52E D

	Symbol	Description
	Ao-A10	Address Inputs
WE Write Englis	/O ₀ -I/O ₇	Data Input/Output
AAE AAIIG EIIGDIG	WE	Write Enable
CE Chip Enable	CE	Chip Enable
OE Output Enable	<u>DE</u>	Output Enable
Vcc +5V	√cc	+5V
Vss Ground	√ss	Ground
NC No Connect	NC	No Connect

3852 PGM T01

FUNCTIONAL DIAGRAM



3

X2816C

DEVICE OPERATION

Read

Read operations are initiated by both $\overline{\text{OE}}$ and $\overline{\text{CE}}$ LOW and WE HIGH. The read operation is terminated by either CE or OE returning HIGH. This 2-line control architecture eliminates bus contention in a system environment. The data bus will be in a high impedance state when either OE or CE is HIGH.

Write

Write operations are initiated when both CE and WE are LOW and OE is HIGH. The X2816C supports both a CE and WE controlled write cycle. That is, the address is latched by the falling edge of either CE or WE, whichever occurs last. Similarly, the data is latched internally by the rising edge of either CE or WE, whichever occurs first. A byte write operation, once initiated, will automatically continue to completion, typically within 5 ms.

Page Write Operation

The page write feature of the X2816C allows the entire memory to be typically written in 640 ms. Page write allows two to sixteen bytes of data to be consecutively written to the X2816C prior to the commencement of the internal programming cycle. Although the host system may read data from any location in the system to transfer to the X2816C, the destination page address of the X2816C should be the same on each subsequent strobe of the WE and CE inputs. That is, A4 through A10 must be the same for each transfer of data to the X2816C during a page write cycle.

The page write mode can be entered during any write operation. Following the initial byte write cycle, the host can write an additional one to fifteen bytes in the same manner as the first byte was written. Each successive

byte load cycle, started by the WE HIGH to LOW transition, must begin within 20 µs of the falling edge of the preceding WE. If a subsequent WE HIGH to LOW transition is not detected within 20 µs, the internal automatic programming cycle will commence. There is no page write window limitation. The page write window is infinitely wide, so long as the host continues to access the device within the byte load cycle time of 20 µs.

DATA Polling

The X2816C features DATA Polling as a method to indicate to the host system that the byte write or page write cycle has completed. DATA Polling allows a simple bit test operation to determine the status of the X2816C. eliminating additional interrupt inputs or external hardware. During the internal programming cycle, any attempt to read the last byte written will produce the complement of that data on I/O₇ (i.e., write data = 0xxx xxxx, read data = 1xxx xxxx). Once the programming cycle is complete, I/O₇ will reflect true data.

WRITE PROTECTION

There are three features that protect the nonvolatile data from inadvertent writes.

- Noise Protection—A WE pulse which is typically less than 10 ns will not initiate a write cycle.
- Vcc Sense-All functions are inhibited when Vcc is ≤3V, typically.
- Write Inhibit—Holding either OE LOW, WE HIGH, or CE HIGH during power-on and power-off, will inhibit inadvertent writes. Write cycle timing specifications must be observed concurrently.

ENDURANCE

Xicor E2PROMs are designed and tested for applications requiring extended endurance.

SYSTEM CONSIDERATIONS

Because the X2816C is frequently used in large memory arrays it is provided with a two line control architecture for both read and write operations. Proper usage can provide the lowest possible power dissipation and eliminate the possibility of contention where multiple I/O pins share the same bus.

To gain the most benefit it is recommended that \overline{CE} be decoded from the address bus and be used as the primary device selection input. Both \overline{OE} and \overline{WE} would then be common among all devices in the array. For a read operation this assures that all deselected devices are in their standby mode and that only the selected device(s) is outputting data on the bus.

Because the X2816C has two power modes, standby and active, proper decoupling of the memory array is of

prime concern. Enabling \overline{CE} will cause transient current spikes. The magnitude of these spikes is dependent on the output capacitive loading of the I/Os. Therefore, the larger the array sharing a common bus, the larger the transient spikes. The voltage peaks associated with the current transients can be suppressed by the proper selection and placement of decoupling capacitors. As a minimum, it is recommended that a 0.1 μ F high frequency ceramic capacitor be used between V_{CC} and GND at each device. Depending on the size of the array, the value of the capacitor may have to be larger.

In addition, it is recommended that a 4.7 μ F electrolytic bulk capacitor be placed between V_{CC} and GND for each eight devices employed in the array. This bulk capacitor is employed to overcome the voltage droop caused by the inductive effects of the PC board traces.

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias	4
X2816C	10°C to +85°C
X2816CI, X2816CM	65°C to +135°C
Storage Temperature	65°C to +150°C
Voltage on any Pin with	
Respect to Ground	1.0V to +7V
D.C. Output Current	5 mA
Lead Temperature (Soldering, 1	

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and the functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Temperature	Min.	Max.
Commercial	0°C	70°C
Industrial	-40°C	+85°C
Military	-55°C	+125°C

Supply Voltage	Limits
X2816C	5V ± 10%
	3852 PGM T03

D.C. OPERATING CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

			Limit	s		
Symbol	Parameter	Min.	Typ.(1)	Max.	Units	Test Conditions
lcc	Vcc Current (Active)		70	110	mA	CE = OE = V _{IL} All I/O's = Open Other Inputs = Vcc
. ISB1	Vcc Current (Standby)		35	50	mA	CE = V _{IH} , OE = V _{IL} All I/O's = Open Other Inputs = V _{CC}
lu	Input Leakage Current			10	μА	VIN = GND to Vcc
ILO	Output Leakage Current			10	μА	Vout = GND to Vcc, CE = ViH
V _{IL} (2)	Input Low Voltage	-1.0		0.8	V	
V _{IH} (2)	Input High Voltage	2.0		Vcc +1.0	V	
VoL	Output Low Voltage			0.4	V	i _{OL} = 2.1 mA
Vон	Output High Voltage	2.4			V	loн = −400 μA

3852 PGM T02

Notes: (1) Typical values are for T_A = 25°C and nominal supply voltage and are not tested.

(2) VIL min. and VIH max. are for reference only and are not tested.

ENDURANCE AND DATA RETENTION

Parameter	Min.	Max.	Unit
Minimum Endurance	10,000		Cycles/Byte
Data Retention	100	. *	Years

3852 PGM T03

POWER-UP TIMING

Symbo	Parameter	Typ.(1)	Units
tpUR(3)	Power-Up to Read Operation	1	ms
t _{PUW} (3	Power-Up to Write Operation	5	ms

3852 PGM T04

CAPACITANCE T_A = 25°C, f = 1.0 MHz, V_{CC} = 5V

Symbol	Test	Max.	Units	Conditions
C _{I/O} (3)	Input/Output Capacitance	10	pF	V _{I/O} = 0V
C _{IN} (3)	Input Capacitance	6	pF	V _{IN} = 0V

3852 PGM T05

A.C. CONDITIONS OF TEST

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Times	5ns
Input and Output Timing Levels	1.5V
	3852 PGM T06


MODE SELECTION

CE	ŌĒ	WE	Mode	ΙO	Power
L	L	Н	Read	Dout	Active
L	Н	L	Write	DiN	Active
Н	X	Х	Standby and Write Inhibit	High Z	Standby
X	L	X	Write Inhibit	_	_
Х	Х	Н	Write Inhibit		_

3852 PGM T07

Note: (3) This parameter is periodically sampled and not 100% tested.

EQUIVALENT A.C. LOAD CIRCUITS



3

X2816C


A.C. CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

Read Cycle Limits

		X2816C-90		X2816C-12		X2816C-15		X2816C-20		1
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
tric	Read Cycle Time	90		120		150		200		ns
tce	Chip Enable Access Time		90		120		150		200	ns
taa	Address Access Time		90	-	120		150		200	ns
toe	Output Enable Access Time		60		60		80		100	ns
tLZ ⁽⁴⁾	CE Low to Active Output	0		0		0		0		ns
toLZ(4)	OE Low to Active Output	0		0		0	,	0	-	ns
tHZ ⁽⁴⁾	CE High to High Z Output		50		60		60		60	ns
tonz(4)	OE High to High Z Output		50		60		60		60	ns
tон	Output Hold from Address Change	0		0		0		0		ns.

3852 pgm t10

Read Cycle




Notes: (4) t_{LZ} min., t_{HZ}, t_{OLZ}, and t_{OHZ} are periodically sampled and not 100% tested. t_{HZ} max. and t_{OHZ} max. are measured from the point when CE or OE return high (whichever occurs first) to the time when the outputs are no longer driven.

Write Cycle Limits


	X281	6C-90	X2816C-		
Parameter	Min.	Max.	Min.	Max.	Units
Write Cycle Time		10	.:	10	ms
Address Setup Time	5		5		ns
Address Hold Time	80		100		ns
Write Setup Time	0		0		ns
Write Hold Time	0		0		ns
CE Pulse Width	80		100		ns
OE High Setup Time	10		10		ns
OE High Hold Time	5		10		ns
WE Pulse Width	80		100		ns
WE High Recovery	50		50		ns
Data Valid		100		100	μs
Data Setup	35		50		ns
Data Hold	5		10		ns
Delay to Next Write	10		10		μs
Byte Load Cycle	1	100	1	100	μs
	Write Cycle Time Address Setup Time Address Hold Time Write Setup Time Write Hold Time CE Pulse Width OE High Setup Time OE High Hold Time WE Pulse Width WE High Recovery Data Valid Data Setup Data Hold Delay to Next Write	Parameter Min. Write Cycle Time Address Setup Time 5 Address Hold Time 80 Write Setup Time 0 Write Hold Time 0 CE Pulse Width 80 OE High Setup Time 10 OE High Hold Time 5 WE Pulse Width 80 WE High Recovery 50 Data Valid Data Setup 35 Data Hold 5 Delay to Next Write 10	Write Cycle Time 10 Address Setup Time 5 Address Hold Time 80 Write Setup Time 0 Write Hold Time 0 CE Pulse Width 80 OE High Setup Time 10 OE High Hold Time 5 WE Pulse Width 80 WE High Recovery 50 Data Valid 100 Data Setup 35 Data Hold 5 Delay to Next Write 10	Parameter Min. Max. Min. Write Cycle Time 10 10 Address Setup Time 5 5 Address Hold Time 80 100 Write Setup Time 0 0 Write Hold Time 0 0 CE Pulse Width 80 100 OE High Setup Time 10 10 OE High Hold Time 5 10 WE Pulse Width 80 100 WE High Recovery 50 50 Data Valid 100 100 Data Setup 35 50 Data Hold 5 10 Delay to Next Write 10 10	Parameter Min. Max. Min. Max. Write Cycle Time 10 10 10 Address Setup Time 5 5 5 Address Hold Time 80 100 0 Write Setup Time 0 0 0 0 Write Hold Time 0

WE Controlled Write Cycle




Notes: (5) two is the minimum cycle time to be allowed from the system perspective unless polling techniques are used. It is the maximum time the device requires to automatically complete the internal write operation. For faster two, please refer to X28C16 and X28HC16 product data sheets.

CE Controlled Write Cycle



Page Mode Write Cycle




Notes: (6) Between successive byte writes within a page write operation, \overline{OE} can be strobed LOW: e.g. this can be done with \overline{CE} and \overline{WE} HIGH to fetch data from another memory device within the system for the next write; or with \overline{WE} HIGH and \overline{CE} LOW effectively performing a polling operation.

performing a polling operation.

(7) The timings shown above are unique to page write operations. Individual byte load operations within the page write must conform to either the CE or WE controlled write cycle timing.

DATA Polling Timing Diagram(10)




Note: (10) Polling operations are by definition read cycles and are therefore subject to read cycle timings.


SYMBOL TABLE

INPUTS	OUTPUTS
Must be	Will be
steady	steady
May change	Will change
from Low to	from Low to
High	High
May change	Will change
from High to	from High to
Low	Low
Don't Care:	Changing:
Changes	State Not
Allowed	Known
N/A	Center Line is High Impedance
	Must be steady May change from Low to High May change from High to Low Don't Care: Changes Allowed

Normalized Active Supply Current vs. Ambient Temperature



Normalized Standby Supply Current vs. Ambient Temperature



Normalized Access Time vs. Ambient Temperature

