



CYPRESS

**CY7C381A
CY7C382A**

Very High Speed 1K (3K) Gate CMOS FPGA

Features

- Very high speed
 - Loadable counter frequencies greater than 150 MHz
 - Chip-to-chip operating frequencies up to 120 MHz
 - Input + logic cell + output delays at 6.5 ns
- Unparalleled FPGA performance for counters, data path, state machines, arithmetic, and random logic
- High usable density
 - 8 x 12 array of 96 logic cells provides 3,000 total available gates
 - 1,000 typically usable "gate array" gates in 44- and 68-pin PLCC/CPGA packages, 100-pin TQFP
- Low power, high output drive
 - Standby current typically 2 mA
 - 16-bit counter operating at 150 MHz consumes 50 mA
 - Minimum I_{OL} and I_{OH} of 8 mA
- Flexible logic cell architecture
 - Wide fan-in (up to 14 input gates)
 - Multiple outputs in each cell
 - Very low cell propagation delay (1.7 ns)
- Powerful design tools—*Warp3™*
 - Designs entered in VHDL, schematics, or both
 - Fast, fully automatic place and route

- Waveform simulation with back annotated net delays
- PC and workstation platforms
- Robust routing resources
 - Fully automatic place and route of designs using up to 100 percent of logic resources
 - No hand routing required
 - 32 (CY7C381A) to 56 (CY7C382A) bi-directional input/output pins
 - 6 dedicated input/high-drive pins
 - 2 clock/dedicated input pins with fan-out-independent, low-skew nets
 - Clock skew <1 ns
 - Input hysteresis provides high noise immunity
 - Thorough testability
 - Built-in scan path permits 100 percent factory testing of logic and I/O cells
 - Automatic Test Vector Generation (ATVG) software supports user testing after programming
 - 0.65 μ CMOS process with ViaLink™ programming technology
 - High-speed metal-to-metal link
 - Non-volatile antifuse technology
 - 68-pin PLCC is compatible with EPLD 1800 and LCA 2064 industry-standard pinouts
 - 100-pin TQFP is pin compatible with CY7C384A and CY7C385A

Functional Description


The CY7C381A and CY7C382A are very high speed CMOS user-programmable ASIC (pASIC™) devices. The 96 logic cell field-programmable gatearray (FPGA) offers 1,000 typically usable "gate array" gates. This is equivalent to 3,000 EPLD or LCA gates. The CY7C381A is available in a 44-pin PLCC. The CY7C382A is available in a 68-pin PLCC and CPGA and a 100-pin TQFP.

Low-impedance, metal-to-metal ViaLink interconnect technology provides non-volatile custom logic capable of operating at speeds above 150 MHz with input delays under 1.5 ns and output delays under 3 ns. This permits high-density programmable devices to be used with today's fastest CISC and RISC microprocessors.

Designs are entered into the CY7C381A and CY7C382A using Cypress *Warp3* software or one of several third-party tools. *Warp3* is a sophisticated CAE package that features schematic entry, waveform-based timing simulation, and VHDL design synthesis. The CY7C381A and CY7C382A feature ample on-chip routing channels for fast, fully automatic place and route of high gate utilization designs.

For detailed information about the pASIC380 architecture, see the pASIC380 Family datasheet.

Logic Block Diagram






■ I/O/HIGH-DRIVE INPUT CLOCK CELLS

44, 68, or 100 PINS, INCLUDING 56 I/O CELLS, 6 INPUT HIGH-DRIVE CELLS, 2 INPUT/CLK (HIGH-DRIVE) CELLS

7C381A-1

ViaLink and pASIC are trademarks of QuickLogic Corporation.
Warp3 is a trademark of Cypress Semiconductor Corporation.

Pin Configurations




CY7C381A
CY7C382A

Pin Configurations (continued)

**CPGA
Bottom View**

	11	10	9	8	7	6	5	4	3	2	1	
	I/O	I/O	I/O	I/O	I(CLK/ (SM))	I	I/O	I/O	I/O	I/O	I/O	A
I/O	I/O	I/O	I/O	I/(SCLQ)	V _{CC}	I	I/O	I/O	I/O	I/O	I/O	B
I/O	I/O								■	I/O	I/O	C
I/O	I/O									I/O	I/O	D
I/O	I/O									I/O	I/O	E
I/O	V _{SS}									V _{SS}	I/O	F
I/O	I/O									I/O	I/O	G
I/O	I/O									I/O	I/O	H
I/O	I/O									I/O	I/O	J
I/O	I/O	I/O	I/O	I/(SO)	V _{CC}	I/(SI)	I/O	I/O	I/O	I/O	I/O	K
	I/O	I/O	I/O	I/O	I	I/CLK	I/O	I/O	I/O	I/O	I/O	L

7C381A-5



CYPRESS

CY7C381A
CY7C382A**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature

Ceramic	- 65°C to +150°C
Plastic	-40°C to +125°C

Lead Temperature	300°C
------------------------	-------

Supply Voltage	- 0.5V to +7.0V
----------------------	-----------------

Input Voltage	- 0.5V to V _{CC} + 0.5V
---------------------	----------------------------------

ESD Pad Protection	±2000 V
--------------------------	---------

DC Input Voltage	- 0.5V to 7.0V
------------------------	----------------

Latch-Up Current ±200 mA

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 5%
Industrial	-40°C to +85°C	5V ± 10%
Military	-55°C to +125°C	5V ± 10%

Delay Factor (K)

Speed Grade	Military		Industrial		Commercial	
	Min.	Max.	Min.	Max.	Min.	Max.
-0	0.39	1.82	0.4	1.67	0.46	1.55
-1	0.39	1.45	0.4	1.43	0.46	1.33
-2			0.4	1.35	0.46	1.25

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = - 4.0 mA	3.7		V
		I _{OH} = - 8.0 mA	2.4		V
		I _{OH} = - 10.0 µA	V _{CC} - 0.1		V
V _{OL}	Output LOW Voltage	I _{OL} = 8.0 mA Military/Industrial		0.4	V
		I _{OL} = 12 mA Commercial			
		I _{OL} = 10.0 µA		0.1	V
V _{IH}	Input HIGH Voltage		2.0		V
V _{IL}	Input LOW Voltage			0.8	V
I _I	Input Leakage Current	V _{IN} = V _{CC} or V _{SS}	-10	+10	µA
I _{OZ}	Output Leakage Current—Three-State	V _{IN} = V _{CC} or V _{SS}	-10	+10	µA
I _{OS}	Output Short Circuit Current	V _{OUT} = V _{SS}	-10	-80	mA
		V _{OUT} = V _{CC}	30	140	mA
I _{CC}	Standby Supply Current	V _{IN} , V _{I/O} = V _{CC} or V _{SS}		10	mA

Capacitance

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance ^[1]	T _A = 25°C, f = 1 MHz, V _{CC} = 5.0V	10	pF
C _{OUT}	Output Capacitance		20	pF

Notes:

1. C_I = 20 pF max. on I/(SI).

Switching Characteristics Over the Operating Range


Parameter	Description	Propagation Delays ^[2] with Fanout of						Unit
		1	2	3	4	8		
LOGIC CELLS								
t _{PD}	Combinatorial Delay ^[3]	1.7	2.1	2.6	3.0	4.8		ns
t _{SU}	Set-Up Time ^[3]	2.1	2.1	2.1	2.1	2.1		ns
t _H	Hold Time	0.0	0.0	0.0	0.0	0.0		ns
t _{CLK}	Clock to Q Delay	1.0	1.5	1.9	2.3	4.2		ns
t _{CWHI}	Clock HIGH Time	2.0	2.0	2.0	2.0	2.0		ns
t _{CWLO}	Clock LOW Time	2.0	2.0	2.0	2.0	2.0		ns
t _{SET}	Set Delay	1.7	2.1	2.6	3.0	4.8		ns
t _{RESET}	Reset Delay	1.5	1.8	2.2	2.5	3.9		ns
t _{SW}	Set Width	1.9	1.9	1.9	1.9	1.9		ns
t _{RW}	Reset Width	1.8	1.8	1.8	1.8	1.8		ns

Parameter	Description	Propagation Delays ^[2]						Unit
		1	2	3	4	6	8	
INPUT CELLS								
t _{IN}	Input Delay (HIGH Drive)	2.1	2.2	2.3	2.4	2.6	2.9	ns
t _{INI}	Input, Inverting Delay (HIGH Drive)	2.1	2.2	2.3	2.5	2.8	3.1	ns
t _{IO}	Input Delay (Bidirectional Pad)	1.4	1.8	2.2	2.6	3.4	4.2	ns
t _{GCK}	Clock Buffer Delay ^[4]	2.7	2.7	2.8	2.9	3.0		ns
t _{GCKHI}	Clock Buffer Min. HIGH ^[4]	2.0	2.0	2.0	2.0	2.0		ns
t _{GCKLO}	Clock Buffer Min. LOW ^[4]	2.0	2.0	2.0	2.0	2.0		ns

Parameter	Description	Propagation Delays ^[2] with Output Load Capacitance (pF) of						Unit
		30	50	75	100	150		
OUTPUT CELLS								
t _{OUTLH}	Output Delay LOW to HIGH	2.7	3.4	4.2	5.0	6.7		ns
t _{OUTHL}	Output Delay HIGH to LOW	2.8	3.7	4.7	5.6	7.6		ns
t _{PZH}	Output Delay Three-State to HIGH	4.0	4.9	6.1	7.3	9.7		ns
t _{PZL}	Output Delay Three-State to LOW	3.6	4.2	5.0	5.8	7.3		ns
t _{PHZ}	Output Delay HIGH to Three-State ^[5]	2.9						ns
t _{PLZ}	Output Delay LOW to Three-State ^[5]	3.3						ns

Notes:

2. Worst-case propagation delay times over process variation at V_{CC} = 5.0V and T_A = 25°C. Multiply by the appropriate delay factor, K, for speed grade to get worst-case parameters over full V_{CC} and temperature range as specified in the operating range. All inputs are TTL with 3-ns linear transition time between 0 and 3 volts.
3. These limits are derived from worst-case values for a representative selection of the slowest paths through the pASIC logic cell including net delays. Guaranteed delay values for specific paths should be determined from simulation results.
4. Clock buffer fanout refers to the maximum number of flip-flops per half column. The number of half columns used does not affect clock buffer delay.
5. The following loads are used for t_{PXZ}:






High Drive Buffer

Parameter	Description	# High Drives Wired Together	Propagation Delays ^[2] with Fanout of					Unit
			12	24	48	72	96	
t_{IN}	High Drive Input Delay	1	4.0	4.9				ns
		2		3.5	5.0			ns
		3			4.0	4.8	5.6	ns
		4				4.1	4.8	ns
t_{INI}	High Drive Input, Inverting Delay	1	4.2	5.1				ns
		2		3.7	5.2			ns
		3			4.2	5.0	5.8	ns
		4				4.3	5.0	ns


Switching Waveforms

Combinatorial Delay



7C381A-6


Set-Up and Hold Times



4

7C381A-7

Set and Reset Delays



7C381A-8


Output Delay



7C381A-9

Switching Waveforms (continued)



Three-State Delay



Typical AC Characteristics

Propagation delays depend on routing, fan-out, load capacitance, supply voltage, junction temperature, and process variation. The AC Characteristics are a design guide to provide initial timing estimates at nominal conditions. Worst-case estimates are obtained when nominal propagation delays are multiplied by the appropriate Delay Factor, K, as specified by the speed grade in the Delay

Factor table. The effects of voltage and temperature variation are illustrated in the graphs below. *Warp3* incorporates datasheet AC Characteristics into the design database for pre-place-and-route simulations. The *Warp3* Delay Modeler extracts specific timing parameters for precise simulation results following place and route.




* $\theta_{JA} = 45^\circ\text{C/WATT}$ FOR PLCC



CYPRESS

CY7C381A
CY7C382A


Combinatorial Delay Example (Load = 30 pF)



7C381A-13

$$\text{INPUT DELAY} + \text{COMBINATORIAL DELAY} + \text{OUTPUT DELAY} = 5.9 \text{ ns}$$

Sequential Delay Example (Load = 30 pF)



7C381A-14

$$\text{INPUT DELAY} + \text{REG SET-UP} + \text{CLOCK TO OUTPUT} + \text{OUTPUT DELAY} = 7.3 \text{ ns}$$



CY7C381A

CY7C382A

Ordering Information

Speed Grade	Ordering Code	Package Name	Package Type	Operating Range
2	CY7C381A-2JC	J67	44-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C381A-2JI	J67	44-Lead Plastic Leaded Chip Carrier	Industrial
1	CY7C381A-1JC	J67	44-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C381A-1JI	J67	44-Lead Plastic Leaded Chip Carrier	Industrial
0	CY7C381A-0JC	J67	44-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C381A-0JI	J67	44-Lead Plastic Leaded Chip Carrier	Industrial

Speed Grade	Ordering Code	Package Name	Package Type	Operating Range
2	CY7C382A-2AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C382A-2GC	G69	69-Pin Grid Array (Cavity Down)	
	CY7C382A-2JC	J81	68-Lead Plastic Leaded Chip Carrier	
	CY7C382A-2AI	A100	100-Pin Thin Quad Flat Pack	Industrial
	CY7C382A-2GI	G69	69-Pin Grid Array (Cavity Down)	
	CY7C382A-2JI	J81	68-Lead Plastic Leaded Chip Carrier	
1	CY7C382A-1AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C382A-1GC	G69	69-Pin Grid Array (Cavity Down)	
	CY7C382A-1JC	J81	68-Lead Plastic Leaded Chip Carrier	
	CY7C382A-1AI	A100	100-Pin Thin Quad Flat Pack	Industrial
	CY7C382A-1GI	G69	69-Pin Grid Array (Cavity Down)	
	CY7C382A-1JI	J81	68-Lead Plastic Leaded Chip Carrier	
0	CY7C382A-1GMB	G69	69-Pin Grid Array (Cavity Down)	Military
	CY7C382A-0AC	A100	100-Pin Thin Quad Flat Pack	Commercial
	CY7C382A-0GC	G69	69-Pin Grid Array (Cavity Down)	
	CY7C382A-0JC	J81	68-Lead Plastic Leaded Chip Carrier	
	CY7C382A-0AI	A100	100-Pin Thin Quad Flat Pack	Industrial
	CY7C382A-0GI	G69	69-Pin Grid Array (Cavity Down)	
	CY7C382A-0JI	J81	68-Lead Plastic Leaded Chip Carrier	
	CY7C382A-0GMB	G69	69-Pin Grid Array (Cavity Down)	Military

Shaded area contains advanced information.

MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameter	Subgroups
V _{OH}	1, 2, 3
V _{OL}	1, 2, 3
I _{OZ}	1, 2, 3
I _{CC1}	1, 2, 3

Document #: 38-00253