



MOS INTEGRATED CIRCUIT

μ PD42S4280, 424280

4 M-BIT DYNAMIC RAM
256 K-WORD BY 18-BIT, FAST PAGE MODE, BYTE READ/WRITE MODE

DESCRIPTION

The μ PD42S4280, 424280 are 262 144 words by 18 bits dynamic CMOS RAMs. The fast page mode and byte read/write mode capability realize high speed access and low power consumption.

Besides, the μ PD42S4280 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

These are packaged in 44-pin plastic TSOP and 40-pin plastic SOJ.

FEATURES

- 262 144 words by 18 bits organization
- Fast access and cycle time
- Single +5.0 V \pm 10 % power supply

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	Fast page mode cycle time (MIN.)
μ PD42S4280-70, 424280-70	1 045.0 mW	70 ns	130 ns	45 ns
μ PD42S4280-80, 424280-80	962.5 mW	80 ns	150 ns	50 ns

- The μ PD42S4280 can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
μ PD42S4280	512 cycles / 128 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, hidden refresh	1.1 mW (CMOS level input)
μ PD424280	512 cycles / 8 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, hidden refresh	5.5 mW (CMOS level input)

- Multiplexed address inputs Row address: A0 to A8, Column address: A0 to A8

The information in this document is subject to change without notice.

The mark ★ shows revised points.

★ ORDERING INFORMATION



Part number	Access time (MAX.)	Package	Refresh	
μ PD42S4280G5-70-7JF	70 ns	44-pin Plastic TSOP	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh $\overline{\text{RAS}}$ only refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh hidden refresh	
μ PD42S4280G5-80-7JF	80 ns			
μ PD42S4280G5-70-7KF	70 ns	44-pin Plastic TSOP (Reverse bent)		
μ PD42S4280G5-80-7KF	80 ns			
μ PD42S4280LE-70	70 ns	40-pin Plastic SOJ	hidden refresh	
μ PD42S4280LE-80	80 ns			
μ PD424280G5-70-7JF	70 ns	44-pin Plastic TSOP		$\overline{\text{RAS}}$ only refresh $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh hidden refresh
μ PD424280G5-80-7JF	80 ns			
μ PD424280G5-70-7KF	70 ns	44-pin Plastic TSOP (Reverse bent)		
μ PD424280G5-80-7KF	80 ns			
μ PD424280LE-70	70 ns	40-pin Plastic SOJ		
μ PD424280LE-80	80 ns			

QUALITY GRADE

STANDARD


Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

PIN CONFIGURATIONS

44-pin Plastic TSOP
(Marking Side)44-pin Plastic TSOP (Reverse bent)
(Marking Side)


- A0 to A8 : Address Inputs
 I/O1 to I/O18 : Data Inputs/Outputs
 RAS : Row Address Strobe
 UCAS : Column Address Strobe (upper)
 LCAS : Column Address Strobe (lower)
 WE : Write Enable
 OE : Output Enable
 Vcc : Power Supply (+5.0 V \pm 10 %)
 GND : Ground
 NC : No Connection

40-pin Plastic SOJ
(Top View)



- A0 to A8 : Address Inputs
- I/O1 to I/O18 : Data Inputs/Outputs
- RAS : Row Address Strobe
- UCAS : Column Address Strobe (upper)
- LCAS : Column Address Strobe (lower)
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply (+5.0 V ± 10 %)
- GND : Ground
- NC : No Connection

BLOCK DIAGRAM



★ INPUT/OUTPUT PIN FUNCTIONS

The μPD42S4280, 424280 have input pins \overline{RAS} , \overline{CAS} ^{Note}, \overline{WE} , \overline{OE} , A0 to A8 and input/output pins I/O1 to I/O18.

Pin name	Input/output	Function
\overline{RAS} (Row address strobe)	Input	\overline{RAS} activates the sense amplifier by latching a row address (A0 to A8) and selecting a corresponding word line. It refreshes memory cell array of one line (9 216-bit) selected by the row address (A0 to A8). It also selects the following function. • \overline{CAS} before \overline{RAS} refresh
\overline{CAS} (Column address strobe)	Input	\overline{CAS} activates data input/output circuit by latching column address (A0 to A8) and selecting a digit line connected with the sense amplifier.
A0 to A8 (Address input)	Input	9-bit address bus. Input total 18-bit of address signal, upper 9-bit and lower 9-bit in sequence (address multiplex method). Therefore, one word (18-bit) is selected from 262 144-word by 18-bit memory cell array. In actual operation, latch row address by specifying row address and activating \overline{RAS} . Then, switch the address bus to column address and activate \overline{CAS} . Each address is taken into the device when \overline{RAS} and \overline{CAS} are activated. Therefore, the address input setup time (t_{ASR} , t_{ASC}) and hold time (t_{RAH} , t_{CAH}) are specified for the activation of \overline{RAS} and \overline{CAS} .
\overline{WE} (Write enable)	Input	Write control signal. Write operation is executed by activating \overline{RAS} , \overline{CAS} and \overline{WE} .
\overline{OE} (Output enable)	Input	Read control signal. Read operation can be executed by activating \overline{RAS} , \overline{CAS} and \overline{OE} . If \overline{WE} is activated during read operation, \overline{OE} is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O18 (Data input/output)	Input/output	18-bit data bus. I/O1 to I/O18 are used to input/output data.

Note \overline{CAS} means \overline{UCAS} and \overline{LCAS} .

ELECTRICAL SPECIFICATIONS NOTE 1

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	CONDITION	RATING	UNIT
Voltage on Any Pin Relative to GND	V _T		-1.0 to +7.0	V
Supply Voltage	V _{CC}		-1.0 to +7.0	V
Output Current	I _O		50	mA
Power Dissipation	P _D		1.3	W
Operating Temperature	T _{OP1}		0 to +70	°C
Storage Temperature	T _{stg}		-55 to +125	°C

Remark Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS NOTE 2, 3

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Supply Voltage	V _{CC}		4.5	5.0	5.5	V
High Level Input Voltage	V _{IH}		2.4		V _{CC} +1.0	V
Low Level Input Voltage	V _{IL}		-1.0		+0.8	V
Ambient Temperature	T _a		0		70	°C

CAPACITANCE (T_a = +25 °C , f = 1 MHz)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Input Capacitance	C _{I1}	A0 to A8			5	pF
	C _{I2}	RAS, CAS, WE, OE			7	pF
Data Input/Output Capacitance	C _D	I/O1 to I/O18			7	pF

6427525 0042081 914 NECE

★ DC CHARACTERISTICS (Recommended Operating Conditions unless otherwise noted)

PARAMETER		SYMBOL	TEST CONDITION	MIN.	MAX.	UNIT	NOTE
Operating current		I _{CC1}	RAS, CAS Cycling t _{RC} = t _{RC(MIN)} , I _O = 0 mA	t _{RAC} = 70 ns	190	mA	4, 5
			t _{RAC} = 80 ns	175			
Standby current	μPD42S4280	I _{CC2}	V _{IH(MIN)} ≤ RAS, CAS	I _O = 0 mA	2	mA	
			V _{CC-0.2V} ≤ RAS, CAS	I _O = 0 mA	0.2		
	μPD424280		V _{IH(MIN)} ≤ RAS, CAS	I _O = 0 mA	2		
			V _{CC-0.2V} ≤ RAS, CAS	I _O = 0 mA	1		
RAS only refresh current		I _{CC3}	RAS Cycling, V _{IH(MIN)} ≤ CAS t _{RC} = t _{RC(MIN)} , I _O = 0 mA	t _{RAC} = 70 ns	190	mA	4, 5
t _{RAC} = 80 ns	175						
Operating current (Fast page mode)		I _{CC4}	RAS ≤ V _{IL(MAX)} CAS Cycling, t _{PC} = t _{PC(MIN)} , I _O = 0 mA	t _{RAC} = 70 ns	170	mA	4, 5
t _{RAC} = 80 ns	160						
CAS before RAS refresh current		I _{CC5}	RAS Cycling, t _{RC} = t _{RC(MIN)} , I _O = 0 mA	t _{RAC} = 70 ns	190	mA	4, 5
t _{RAC} = 80 ns	175						
CAS before RAS long refresh current (512 cycles/128 ms, only for μPD42S4280)		I _{CC6}	Standby : V _{CC-0.2V} ≤ RAS CAS before RAS refresh : 512 cycles/128 ms RAS, CAS : 0 V ≤ V _{IL} ≤ 0.2 V V _{CC-0.2V} ≤ V _{IH} ≤ V _{IH(MAX)} WE, OE : V _{IH} Address input : V _{IH} or V _{IL} Output : Hi-Z	t _{RAS} ≤ 200 ns	200	μA	4, 5
t _{RAS} ≤ 1 μs	300						
Self refresh current (CAS before RAS self refresh, only for μPD42S4280)		I _{CC7}	I _O = 0 mA RAS, CAS : 0 V ≤ V _{IL} ≤ 0.2 V V _{CC-0.2V} ≤ V _{IH} ≤ V _{IH(MAX)}		150	μA	
Input leakage current		I _{I(L)}	V _I = 0 to 5.5 V all other pins except for testing pin = 0 V	-10	+10	μA	
Output leakage current		I _{O(L)}	Output is disabled (Hi-Z) V _O = 0 to 5.5 V	-10	+10	μA	
High level output voltage		V _{OH}	I _O = -2.5 mA	2.4		V	
Low level output voltage		V _{OL}	I _O = 2.1 mA		0.4	V	

AC CHARACTERISTICS

(Recommended Operating Conditions unless otherwise noted) NOTE 6, 7

(1/2)



PARAMETER	SYMBOL	t _{RAC} = 70 ns		t _{RAC} = 80 ns		UNIT	NOTE
		MIN.	MAX.	MIN.	MAX.		
Random Read or Write Cycle Time	t _{RC}	130		150		ns	8
Read Modify Write Cycle Time	t _{RWC}	175		200		ns	8
Fast Page Mode Cycle Time	t _{PC}	45		50		ns	8
Read Modify Write Cycle Time (Fast Page Mode)	t _{PRWC}	90		105		ns	8
Access Time from $\overline{\text{RAS}}$	t _{RAC}		70		80	ns	9, 10
Access Time from $\overline{\text{CAS}}$	t _{CAC}		20		20	ns	9, 10
Access Time from Column Address	t _{AA}		35		40	ns	9, 10
Access Time from $\overline{\text{CAS}}$ Precharge	t _{ACP}		40		45	ns	10
$\overline{\text{CAS}}$ to Output Data Setup Time	t _{CLZ}	0		0		ns	10
Output Buffer Turn-off Delay Time ($\overline{\text{CAS}}$)	t _{OFF}	0	15	0	20	ns	11
Transition Time (rise and fall)	t _T	3	50	3	50	ns	
$\overline{\text{RAS}}$ Precharge Time	t _{RP}	50		60		ns	
$\overline{\text{RAS}}$ Pulse Width	t _{RAS}	70	10 000	80	10 000	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t _{RASP}	70	125 000	80	125 000	ns	
$\overline{\text{RAS}}$ Hold Time	t _{RSH}	20		20		ns	
$\overline{\text{CAS}}$ Hold Time	t _{CSH}	70		80		ns	
$\overline{\text{CAS}}$ Pulse Width	t _{CAS}	20	10 000	20	10 000	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t _{RCD}	20	50	20	60	ns	9
$\overline{\text{RAS}}$ to Column Address Delay Time	t _{RAD}	15	35	15	40	ns	9
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t _{CRP}	10		10		ns	12
$\overline{\text{CAS}}$ Precharge Time (Fast Page Mode)	t _{CP}	10		10		ns	
Row Address Setup Time	t _{ASR}	0		0		ns	
Row Address Hold Time	t _{RAH}	10		10		ns	
Column Address Setup Time	t _{ASC}	0		0		ns	
Column Address Hold Time	t _{CAH}	15		15		ns	
$\overline{\text{CAS}}$ Precharge Time	t _{CPN}	10		10		ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	t _{RAL}	35		40		ns	
Read Command Setup Time	t _{RCS}	0		0		ns	
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	t _{RCH}	0		0		ns	13
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t _{RRH}	0		0		ns	13
Write Command Hold Time Referenced to $\overline{\text{CAS}}$	t _{WCH}	15		15		ns	14
Write Command Pulse Width	t _{WP}	15		15		ns	14
Write Command Lead Time Referenced to $\overline{\text{RAS}}$	t _{RWL}	20		25		ns	
Write Command Lead Time Referenced to $\overline{\text{CAS}}$	t _{CWL}	15		20		ns	
Data-in Setup Time	t _{DS}	0		0		ns	15
Data-in Hold Time	t _{DH}	15		20		ns	15


PARAMETER		SYMBOL	t _{RAC} = 70 ns		t _{RAC} = 80 ns		UNIT	NOTE
			MIN.	MAX.	MIN.	MAX.		
Refresh Time	μPD42S4280	t _{REF}		128		128	ms	17
	μPD424280			8		8	ms	
Write Command Setup Time		t _{WCS}	0		0		ns	16
CAS to WE Delay Time		t _{CWD}	40		45		ns	16
RAS to WE Delay Time		t _{RD}	90		105		ns	16
CAS Precharge Delay Time Referenced to WE (Fast Page Mode)		t _{CPWD}	60		70		ns	16
Column Address Delay Time Referenced to WE		t _{AWD}	55		65		ns	16
CAS Setup Time (CAS before RAS Refresh)		t _{CSR}	10		10		ns	
CAS Hold Time (CAS before RAS Refresh)		t _{CHR}	15		15		ns	
RAS Precharge to CAS Hold Time		t _{RPC}	10		10		ns	
OE to RAS inactive Setup Time		t _{OES}	0		0		ns	
Access Time from OE		t _{OEA}		20		20	ns	
OE Data Delay Time		t _{OED}	15		20		ns	
Output Buffer Turn-off Delay Time (OE)		t _{OEZ}	0	15	0	20	ns	11
OE Output Data Setup Time		t _{OLZ}	0		0		ns	
OE Hold Time		t _{OEH}	0		0		ns	
RAS Hold Time Referenced to CAS Precharge		t _{RHCP}	40		45		ns	
Masked Byte Write Hold Time referenced to RAS		t _{MRH}	0		0		ns	
RAS Pulse Width (CAS before RAS Self Refresh)		t _{RASS}	100		100		μs	17
CAS Pulse Width (CAS before RAS Self Refresh)		t _{CASS}	500		500		μs	17
RAS Precharge Time (CAS before RAS Self Refresh)		t _{RPS}	130		150		ns	17
CAS Hold Time (CAS before RAS Self Refresh)		t _{CHS}	-50		-50		ns	17

NOTES




1. CAS means UCAS and LCAS.
2. All voltages are referenced to GND.
3. An initial pause of 100 μs is required after power up followed by 8 RAS only refresh cycles before proper device operation is achieved. In case of using internal address refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles are required.
4. ICC1, ICC3, ICC4, ICC5 and ICC6 depend on trc and tpc. Specified values are obtained with outputs open.
5. Address can be changed once or less while RAS = VIL and CAS = VIH.
6. AC measurements assume tr = 5 ns.
7. AC Characteristics test condition

(1) Input timing specification



(2) Output timing specification




8. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (Ta = 0 to 70 °C) is assured.
9. In random read cycle, the access time is changed by the conditions of trad and trcd as follows.

CONDITION	ACCESS TIME
$t_{RAD} \leq t_{RAD (MAX)}$ and $t_{RCD} \leq t_{RCD (MAX)}$	$t_{RAC (MAX)}$
$t_{RAD (MAX)} \leq t_{RAD}$ and $t_{RCD} \leq t_{RCD (MAX)}$	$t_{AA (MAX)}$
$t_{RCD (MAX)} \leq t_{RCD}$	$t_{CAC (MAX)}$


$t_{RAD (MAX)}$ and $t_{RCD (MAX)}$ indicate the point which the access time changes and are not the limits of operation.

10. Loading conditions are 1TTL and 100 pF.
11. $t_{OFF (MAX)}$ and $t_{OEZ (MAX)}$ define the time at which the output achieves the open circuit condition and are not referenced to VOH or VOL.
12. $t_{CRP (MIN)}$ requirement should be applicable for RAS/CAS cycles preceded by any cycles.
13. Either $t_{RCH (MIN)}$ or $t_{RRH (MIN)}$ must be satisfied for a read cycle.
14. $t_{WP (MIN)}$ is applicable for late write cycle or read modify write cycle. In early write cycles, $t_{WCH (MIN)}$ should be satisfied.
15. This specification is referenced to CAS falling edge in early write cycles and to WE falling edge in late write or read modify write cycles.
16. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS (MIN)} \leq t_{WCS}$, the cycle is an early write cycle and the data out pins will remain Hi-Z through the entire cycle. If $t_{RWD (MIN)} \leq t_{RWD}$, $t_{CWD (MIN)} \leq t_{CWD}$, $t_{AWD (MIN)} \leq t_{AWD}$, $t_{CPWD (MIN)} \leq t_{CPWD}$, the cycle is a read modify write cycle and condition of the data out (at access time) is indeterminate.
17. This specification is applicable only for μPD42S4280.


READ CYCLE




UPPER BYTE READ CYCLE



LOWER BYTE READ CYCLE




EARLY WRITE CYCLE



Remark \overline{OE} = Don't care


6427525 0042089 105 ■NECE

UPPER BYTE EARLY WRITE CYCLE




Remark \overline{OE} , I/O1 to I/O9 = Don't care

LOWER BYTE EARLY WRITE CYCLE




Remark \overline{OE} , I/O10 to I/O18 = Don't care

LATE WRITE CYCLE



6427525 0042091 863 NECE


UPPER BYTE LATE WRITE CYCLE



Remark I/O1 to I/O9 = Don't care


6427525 0042092 7TT NECE

LOWER BYTE LATE WRITE CYCLE




Remark I/O10 to I/O18 = Don't care

READ MODIFY WRITE CYCLE




UPPER BYTE READ MODIFY WRITE CYCLE




6427525 0042095 409 NECE

LOWER BYTE READ MODIFY WRITE CYCLE




FAST PAGE MODE READ CYCLE



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.


6427525 0042097 281 NECE

FAST PAGE MODE UPPER BYTE READ CYCLE




Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

FAST PAGE MODE LOWER BYTE READ CYCLE



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

FAST PAGE MODE EARLY WRITE CYCLE




Remark O' = Don't care

In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

6427525 0042100 6T6 NECE


FAST PAGE MODE UPPER BYTE EARLY WRITE CYCLE



Remark I/O1 to I/O9, \overline{OE} = Don't care

In the fast page mode, read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.


FAST PAGE MODE LOWER BYTE EARLY WRITE CYCLE



Remark I/O10 to I/O18, \overline{OE} = Don't care


In the fast page mode, read, write and read modify write cycles are available for each of the consecutive \overline{CAS} cycles within the same \overline{RAS} cycle.

FAST PAGE MODE LATE WRITE CYCLE




Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

FAST PAGE MODE UPPER BYTE LATE WRITE CYCLE



Remark I/O1 to I/O9 = Don't care
 In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.


FAST PAGE MODE LOWER BYTE LATE WRITE CYCLE



Remark I/O10 to I/O18 = Don't care


In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

FAST PAGE MODE READ MODIFY WRITE CYCLE




Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

FAST PAGE MODE LOWER BYTE READ MODIFY WRITE CYCLE



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

★ **CAS BEFORE RAS SELF REFRESH CYCLE (Only for μPD42S4280)**




Remark Address, \overline{OE} = Don't care I/O1 to I/O18 = Hi - Z

How to use CAS before RAS self refresh mode.

CAS before RAS self refresh mode can't be used by itself. It must be used with performing one of 3 refreshes below.


- **When using distributed CAS before RAS refresh**
Refresh 512 times during 128 ms before set into the CAS before RAS self refresh mode and after reset.
- **When using burst CAS before RAS refresh**
Refresh 512 times during 8 ms before set into the CAS before RAS self refresh mode and after reset.
- **When using RAS only refresh**
Refresh all refresh addresses during 8 ms before set into the CAS before RAS self refresh mode and after reset.

CAS BEFORE RAS REFRESH CYCLE




Remark A0 to A8, \overline{WE} , \overline{OE} = Don't care I/O1 to I/O18 = Hi - Z


RAS ONLY REFRESH CYCLE



HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)




Remark \overline{OE} = Don't care

HIDDEN REFRESH CYCLE (UPPER BYTE WRITE)



Remark OE, I/O1 to I/O9 = Don't care


HIDDEN REFRESH CYCLE (LOWER BYTE WRITE)



Remark OE, I/O10 to I/O18 = Don't care

PACKAGE INFORMATION

44 PIN PLASTIC TSOP (400mil)




NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition




S44G5 80 7JF

ITEM	MILLIMETERS	INCHES
A	18.81 MAX	0.741 MAX
B	1.0 MAX	0.040 MAX
C	0.8 (T.P.)	0.031 (T.P.)
D	0.30 ^{+0.10}	0.012 ^{+0.004}
E	0.05 ^{+0.05}	0.002 ^{+0.002}
F	1.1 MAX	0.044 MAX
G	0.97	0.038
H	11.76 ^{+0.2}	0.463 ^{+0.008}
I	10.16 ^{+0.1}	0.400 ^{+0.004}
J	0.8 ^{+0.2}	0.031 ^{+0.008}
K	0.125 ^{+0.10}	0.005 ^{+0.004}
L	0.5 ^{+0.1}	0.020 ^{+0.004}
M	0.13	0.005
N	0.10	0.004

44 PIN PLASTIC TSOP (400mil)



detail of lead end




S44G5-80-7KF

NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	18.81 MAX.	0.741 MAX.
B	1.0 MAX.	0.040 MAX.
C	0.8 (T.P.)	0.031 (T.P.)
D	0.30 ± 0.10	0.012 ± 0.004
E	0.05 ± 0.05	0.002 ± 0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76 ± 0.2	0.463 ± 0.008
I	10.16 ± 0.1	0.400 ± 0.004
J	0.8 ± 0.2	0.031 ± 0.008
K	0.125 ± 0.10	0.005 ± 0.004
L	0.5 ± 0.1	0.020 ± 0.004
M	0.13	0.005
N	0.10	0.004

40PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P40LE-400A-1

ITEM	MILLIMETERS	INCHES
B	26.29 ^{+0.3} _{-0.35}	1.035 ^{+0.008} _{-0.014}
C	10.16	0.400
D	11.18 ^{±0.2}	0.440 ^{±0.008}
E	1.08 ^{±0.15}	0.043 ^{+0.008} _{-0.007}
F	0.7	0.028
G	3.5 ^{±0.2}	0.138 ^{±0.008}
H	2.4 ^{±0.2}	0.094 ^{+0.009} _{-0.008}
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27(T.P.)	0.050(T.P.)
M	0.40 ^{±0.10}	0.016 ^{+0.004} _{-0.006}
N	0.12	0.005
P	9.4 ^{±0.20}	0.370 ^{±0.008}
Q	0.15	0.006
T	R 0.85	R 0.033
U	0.20 ^{+0.10} _{-0.08}	0.008 ^{+0.004} _{-0.002}

■ 6427525 0042115 027 ■ NECE

RECOMMENDED SOLDERING CONDITIONS

Please consult with our sales offices when soldering μPD42S4280, 424280.

TYPES OF SURFACE MOUNT DEVICE

μPD42S4280G5, 424280G5 (44-pin Plastic TSOP)

μPD42S4280LE, 424280LE (40-pin Plastic SOJ)