



NEC Electronics Inc.

 μ PD424900A/L, 42S4900A/L

524,288 x 9-Bit

Dynamic CMOS RAM

T-46-23-18

Description

The μ PD424900A/L and μ PD42S4900A/L are fast-page dynamic RAMs organized as 524,288 words by 9 bits and designed to operate from a single power supply.

Optional features are power supply voltage (+5 V or +3.3 V) and a new refresh mode called "self-refresh."

μPD	Options
424900A	+5 V
424900L	+3.3 V
42S4900A	+5 V; self-refresh mode
42S4900L	+3.3 V; self-refresh mode

Advanced polycide technology using stacked capacitors minimizes silicon area and provides high storage cell capacity, high performance, and high reliability. A single-transistor dynamic storage cell and CMOS circuitry throughout ensure minimum power dissipation, while an on-chip circuit internally generates the negative-voltage substrate bias—automatically and transparently.

The three-state I/O pins are controlled by CAS independent of RAS. After a valid read or read-modify-write cycle, data is held on the outputs by maintaining CAS low. Data outputs return to high impedance when CAS goes high. Fast-page read and write cycles can be executed by cycling CAS.


Refreshing may be accomplished by a CAS before RAS refresh cycle (CBR) that internally generates the refresh address. RAS-only refresh cycles will also refresh all memory locations.

The self-refresh mode is entered by holding RAS low for longer than 100 μ s during a CBR cycle. Detection of this long RAS time starts an internal oscillator that maintains data integrity without external clocking. The slow refresh reduces the data hold current to less than 200 microamperes. Self-refresh mode is used with microprocessors that have a "sleep mode" for low-power applications such as notebook PCs.

- On-chip substrate bias generator
- TTL-compatible inputs and outputs
- Nonlatched, three-state outputs
- Low input capacitance
- Multiplexed row and column addresses
- 1024 refresh cycles every 16 ms
- 28-pin SOJ, 28-pin ZIP, and 28-pin TSOP plastic packaging




Pin Configurations

28-Pin Plastic SOJ



Features

- 524,288 by 9-bit organization
- Single power supply (+5-volt or +3.3-volt)
- Self-refresh option (slow internal automatic refresh)
- Fast-page option
- Low power dissipation
- CAS before RAS refreshing

μ PD424900A/L, 42S4900A/L**NEC****Pin Configurations (cont)****28-Pin Plastic ZIP****28-Pin Plastic TSOP (Reverse Pinouts)****28-Pin Plastic TSOP (Normal Pinouts)****Pin Identification**

Name	Function
A ₀ - A ₉	Address inputs
I/O ₁ - I/O ₉	Data inputs and outputs
CAS	Column address strobe
OE	Output enable
RAS	Row address strobe
WE	Write enable
GND	Ground
V _{CC}	+5-volt power supply
NC	No connection

**Ordering Information, μPD424900A (+ 5-volt power)**

Part Number	RAS Access Time (max)	Fast-Page Cycle Time (max)	CAS Access Time (max)	Package
μPD424900ALE-60	60 ns	40 ns	20 ns	28-pin plastic SOJ
LE-70	70 ns	45 ns		
LE-80	80 ns	50 ns		
μPD424900AV-60	60 ns	40 ns	20 ns	28-pin plastic ZIP
V-70	70 ns	45 ns		
V-80	80 ns	50 ns		
μPD424900AG5-60	60 ns	40 ns	20 ns	28-pin plastic TSOP (normal pinouts)
G5-70	70 ns	45 ns		
G5-80	80 ns	50 ns		
μPD424900AG5M-60	60 ns	40 ns	20 ns	28-pin plastic TSOP (reverse pinouts)
G5M-70	70 ns	45 ns		
G5M-80	80 ns	50 ns		

Ordering Information, μPD424900L (+ 3.3-volt power)


Part Number	RAS Access Time (max)	Fast-Page Cycle Time (max)	CAS Access Time (max)	Package
μPD424900LLE-A60	60 ns	40 ns	20 ns	28-pin plastic SOJ
LE-A70	70 ns	45 ns		
LE-A80	80 ns	50 ns		
μPD424900LV-A60	60 ns	40 ns	20 ns	28-pin plastic ZIP
V-A70	70 ns	45 ns		
V-A80	80 ns	50 ns		
μPD424900LG5-A60	60 ns	40 ns	20 ns	28-pin plastic TSOP (normal pinouts)
G5-A70	70 ns	45 ns		
G5-A80	80 ns	50 ns		
μPD424900LG5M-A60	60 ns	40 ns	20 ns	28-pin plastic TSOP (reverse pinouts)
G5M-A70	70 ns	45 ns		
G5M-A80	80 ns	50 ns		

μ PD424900A/L, 42S4900A/L**Ordering Information, μ PD42S4900A (+5-volt power; self-refresh mode)**

Part Number	RAS Access Time (max)	Fast-Page Cycle Time (max)	CAS Access Time (max)	Self-Refresh Current (max)	Package
μ PD42S4900ALE-60	60 ns	40 ns	20 ns	300 μ A	28-pin plastic SOJ
LE-70	70 ns	45 ns			
LE-80	80 ns	50 ns			
μ PD42S4900AV-60	60 ns	40 ns	20 ns	300 μ A	28-pin plastic ZIP
V-70	70 ns	45 ns			
V-80	80 ns	50 ns			
μ PD42S4900AG5-60	60 ns	40 ns	20 ns	300 μ A	28-pin plastic TSOP (normal pinouts)
G5-70	70 ns	45 ns			
G5-80	80 ns	50 ns			
μ PD42S4900AG5M-60	60 ns	40 ns	20 ns	300 μ A	28-pin plastic TSOP (reverse pinouts)
G5M-70	70 ns	45 ns			
G5M-80	80 ns	50 ns			

Ordering Information, μ PD42S4900L (+3.3-volt power; self-refresh mode)

Part Number	RAS Access Time (max)	Fast-Page Cycle Time (max)	CAS Access Time (max)	Self-Refresh Current (max)	Package
μ PD42S4900LLE-A60	60 ns	40 ns	20 ns	100 μ A	28-pin plastic SOJ
LE-A70	70 ns	45 ns			
LE-A80	80 ns	50 ns			
μ PD42S4900LV-A60	60 ns	40 ns	20 ns	100 μ A	28-pin plastic ZIP
V-A70	70 ns	45 ns			
V-A80	80 ns	50 ns			
μ PD42S4900LG5-A60	60 ns	40 ns	20 ns	100 μ A	28-pin plastic TSOP (normal pinouts)
G5-A70	70 ns	45 ns			
G5-A80	80 ns	50 ns			
μ PD42S4900LG5M-A60	60 ns	40 ns	20 ns	100 μ A	28-pin plastic TSOP (reverse pinouts)
G5M-A70	70 ns	45 ns			
G5M-A80	80 ns	50 ns			

NEC **μ PD424900A/L, 42S4900A/L****Block Diagram**

83FM-7908B

Truth Table

Function	RAS	CAS	WE	OE	I/O ₁ - I/O ₉
Standby	H	X	X	X	High-Z
Refresh cycle	L	H	X	X	High-Z
Read cycle	L	L	H	L	Data output
Write cycle	L	L	L	H	Data input
	L	L	H	H	High-Z

X = don't care.

6c

μ PD424900A/L, 42S4900A/L**Absolute Maximum Ratings**

Voltage on any pin relative to GND

5-volt devices	-1.0 to +7.0 V
3.3-volt devices	-0.5 to +4.6 V

Operating temperature, T_{OPR}	0 to +70°C
----------------------------------	------------

Storage temperature, T_{STG}	-55 to +125°C
--------------------------------	---------------

Short-circuit output current, I_{OS}	
5-volt devices	50 mA
3.3-volt devices	20 mA

Power dissipation, P_D	1.0 W
--------------------------	-------

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

Capacitance $T_A = 25^\circ\text{C}; f = 1 \text{ MHz}$

Parameter	Symbol	Max	Unit	Pins Under Test
Input capacitance	C_{I1}	5	pF	Addresses
	C_{I2}	7	pF	$\overline{\text{CAS}}, \overline{\text{WE}}, \overline{\text{OE}}, \overline{\text{RAS}}$
Input/output capacitance	C_O	7	pF	$\overline{\text{I/O}}_1 - \overline{\text{I/O}}_9$

Recommended Operating Conditions

Parameter	Symbol	5-Volt Devices			3.3-Volt Devices			Unit
		Min	Typ	Max	Min.	Typ	Max	
Input voltage, high	V_{IH}	2.4		$V_{CC} + 1.0$	2.0		$V_{CC} + 0.3$	V
Input voltage, low	V_{IL}	-1.0		0.8	-0.5		0.8	V
Supply voltage	V_{CC}	4.5	5.0	5.5	3.0	3.3	3.6	V
Ambient temperature	T_A	0		+70	0		+70	°C

Self-Refresh Current $T_A = 0 \text{ to } +70^\circ\text{C}; V_{CC} = +5 \text{ V } \pm 10\% \text{ (42S4900A) or } +3.3 \text{ V } \pm 0.3 \text{ V (42S4900L)}$

Symbol	42S4900A	42S4900L	Conditions
I_{CC7}	300 μA max	100 μA max	I/O pins: $V_{IH} \geq V_{CC} - 0.2 \text{ V}; V_{IL} \leq 0.2 \text{ V}$ or open. Other input pins: $V_{IH} \geq V_{CC} - 0.2 \text{ V}; V_{IL} \leq 0.2 \text{ V}$ or open. $t_{RAS} \geq 100 \mu\text{s}$

DC Characteristics; 5-Volt Devices $T_A = 0 \text{ to } +70^\circ\text{C}; V_{CC} = +5.0 \text{ V } \pm 10\%$

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Standby current	I_{CC2}			2.0	mA	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{IH} \text{ (min)}; I_O = 0 \text{ mA}$
				300	μA	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}; I_O = 0 \text{ mA}$
Input leakage current	$I_{(L)}$	-10	10	μA		$V_{IN} = 0 \text{ V to } V_{CC}$; all other pins not under test = 0 V
Output leakage current	$I_{O(L)}$	-10	10	μA		D_{OUT} disabled; $V_{OUT} = 0 \text{ V to } V_{CC}$
Output voltage, low	V_{OL}		0.4	V		$I_{OL} = 4.2 \text{ mA}$
Output voltage, high	V_{OH}	2.4		V		$I_{OH} = -5 \text{ mA}$

**DC Characteristics; 3.3-Volt Devices** $T_A = 0 \text{ to } +70^\circ\text{C}$; $V_{CC} = +3.3 \text{ V} \pm 0.3 \text{ V}$

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Standby current	I_{CC2}			500	μA	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{IH} (\text{min}); I_O = 0 \text{ mA}$
				100	μA	$\overline{\text{RAS}} = \overline{\text{CAS}} \geq V_{CC} - 0.2 \text{ V}; I_O = 0 \text{ mA}$
Input leakage current	$I_{IL(L)}$	-5		5	μA	$V_{IN} = 0 \text{ V} \text{ to } V_{CC}$; all other pins not under test = 0 V
Output leakage current	$I_{OL(L)}$	-5		5	μA	D_{OUT} disabled; $V_{OUT} = 0 \text{ V} \text{ to } V_{CC}$
Output voltage, low	V_{OL}			0.4	V	$I_{OL} = 2.0 \text{ mA}$
Output voltage, high	V_{OH}		2.4		V	$I_{OH} = -2.0 \text{ mA}$

AC Characteristics $T_A = 0 \text{ to } +70^\circ\text{C}$ $\mu\text{PD424900A}, 42\text{S4900A}; V_{CC} = +5.0 \text{ V} \pm 10\%$ $\mu\text{PD424900L}, 42\text{S4900L}; V_{CC} = +3.3 \text{ V} \pm 0.3 \text{ V}$

Parameter	Symbol	-60		-70		-80		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max		
Operating current, average	$I_{CC1 (+5)}$		120		110		100	mA	$\overline{\text{RAS}}, \overline{\text{CAS}}$ cycling; $t_{RC} = t_{RC}$ min (Note 5)
	$I_{CC1 (+3.3)}$		110		100		90		
Operating current, RAS-only refresh cycle, average	$I_{CC3 (+5)}$		120		110		100	mA	$\overline{\text{RAS}}$ cycling; $\overline{\text{CAS}} \geq V_{IH}$ min; $t_{RC} = t_{RC}$ min (Note 5)
	$I_{CC3 (+3.3)}$		110		100		90		
Operating current, fast-page cycle, average	$I_{CC4 (+5)}$		100		90		80	mA	$\overline{\text{RAS}} \leq V_{IL}; \overline{\text{CAS}}$ cycling; $t_{PC} = t_{PC}$ min (Note 5)
	$I_{CC4 (+3.3)}$		100		90		80		
Operating current, CAS before RAS refresh cycle, average	$I_{CC5 (+5)}$		120		110		100	mA	$\overline{\text{RAS}}$ cycling; $\overline{\text{CAS}} \leq V_{IL}$ max; $t_{RC} = t_{RC}$ min (Note 5)
	$I_{CC5 (+3.3)}$		110		100		90		
Access time from column address	t_{AA}		30		35		40	ns	(Notes 3, 4, 7, 8)
Access time from CAS precharge (rising edge)	t_{ACP}		35		40		45	ns	(Notes 3, 4, 7, 8)
Column address setup time	t_{ASC}	0		0		0		ns	
Row address setup time	t_{ASR}	0		0		0		ns	
Column address to WE delay time	t_{AWD}	50		55		70		ns	(Note 14)
Access time from CAS (falling edge)	t_{CAC}		20		20		20	ns	(Notes 3, 4, 7, 8)
Column address hold time	t_{CAH}	15		15		15		ns	
CAS pulse width	t_{CAS}	20	10,000	20	10,000	20	10,000	ns	
CAS hold time for CAS before RAS refreshing	t_{CHR}	15		15		15		ns	(Note 15)

μ PD424900A/L, 42S4900A/L**NEC****AC Characteristics (cont)**

Parameter	Symbol	-60		-70		-80		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max		
CAS hold time (CBR self-refresh mode)	t_{CHS}	-35		-40		-50		ns	For 42S4900A/L only
CAS to output in low-Z	t_{CLZ}	0		0		0		ns	(Notes 4, 7)
Fast-page CAS precharge time	t_{CP}	10		10		10		ns	
CAS precharge time	t_{CPN}	10		10		10		ns	
Fast-page CAS precharge to WE delay time	t_{CPWD}	55		60		75		ns	(Note 14)
CAS to RAS precharge time	t_{CRP}	10		10		10		ns	(Note 10)
CAS hold time	t_{CSH}	60		70		80		ns	
CAS setup time for CAS before RAS refresh cycle	t_{CSR}	5		5		5		ns	(Note 15)
CAS to WE delay	t_{CWD}	40		40		50		ns	(Note 14)
Write command referenced to CAS lead time	t_{CWL}	15		15		15		ns	
Data-in hold time	t_{DH}	15		15		15		ns	(Note 13)
Data-in setup time	t_{DS}	0		0		0		ns	(Note 13)
Access time from OE	t_{OEA}		20		20		20	ns	(Notes 3, 4, 7, 8)
OE data delay time	t_{OED}	15		15		15		ns	
OE command hold time	t_{OEH}	0		0		0		ns	
OE to RAS inactive setup time	t_{OES}	0		0		0		ns	
Output turnoff delay from OE	t_{OEZ}	0	15	0	15	0	15	ns	(Note 9)
Output disable from CAS high	t_{OFF}	0	15	0	15	0	20	ns	(Note 9)
OE to output in low-Z	t_{OLZ}	0		0		0		ns	(Notes 5, 7)
Fast-page read or write cycle time	t_{PC}	40		45		50		ns	(Note 6)
Fast-page read-modify-write cycle time with extended data output	t_{PRWC}	85		90		100		ns	(Note 6)
Access time from RAS	t_{RAC}		60		70		80	ns	(Notes 3, 4, 7, 8)

**AC Characteristics (cont)**

Parameter	Symbol	-60		-70		-80		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max		
RAS to column address delay time	t _{RAD}	15	30	15	35	15	40	ns	(Note 8)
Row address hold time	t _{RAH}	10		10		10		ns	
Column address lead time referenced to RAS (rising edge)	t _{RAL}	30		35		40		ns	
RAS pulse width	t _{RAS}	60	10,000	70	10,000	80	10,000	ns	
Fast-page RAS pulse width	t _{RASP}	60	125,000	70	125,000	80	125,000	ns	
RAS pulse width (CBR self-refresh mode)	t _{RASS}	100		100		100		μs	For 42S4900A/L
Random read or write cycle time	t _{RC}	120		130		150		ns	(Note 6)
RAS to CAS delay time	t _{RCD}	20	40	20	50	20	60	ns	(Note 8)
Read command hold time referenced to CAS	t _{RCH}	0		0		0		ns	(Note 11)
Read command setup time	t _{RCS}	0		0		0		ns	
Refresh period	t _{REF}		16		16		16	ms	Addresses A ₀ - A ₉
RAS hold time referenced to CAS precharge	t _{RHCP}	35		40		45		ns	
RAS precharge time	t _{RP}	50		50		60		ns	
RAS precharge CAS hold time	t _{RPC}	0		0		0		ns	
RAS precharge time (CBR self-refresh mode)	t _{RPS}	120		130		150		ns	For 42S4900A/L
Read command hold time referenced to RAS	t _{RRH}	0		0		0		ns	(Note 11)
RAS hold time	t _{RSH}	20		20		25		ns	
Read-modify-write cycle time	t _{RWC}	165		175		200		ns	(Note 6)
RAS to WE delay	t _{RWD}	80		90		105		ns	(Note 14)
Write command referenced to RAS lead time	t _{RWL}	20		20		20		ns	
Rise and fall times	t _T	3	50	3	50	3	50	ns	(Note 4)

μ PD424900A/L, 42S4900A/L**AC Characteristics (cont)**


Parameter	Symbol	-60		-70		-80		Unit	Test Conditions
		Min	Max	Min	Max	Min	Max		
Write command hold time	t _{WCH}	15		15		15		ns	(Note 12)
Write command setup time	t _{WCS}	0		0		0		ns	(Note 14)
Write command pulse width	t _{WP}	15		15		15		ns	(Note 12)


Notes:

- (1) All voltages are referenced to GND.
- (2) An initial pause of 100 μ s is required after power-up, followed by any eight RAS cycles, before proper device operation is achieved.
- (3) Ac measurements assume t_T = 5 ns.
- (4) V_{IH} (min) and V_{IL} (max) are reference levels for measuring the timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
- (5) I_{CC1}, I_{CC3}, I_{CC4}, and I_{CC5} depend on output loading and cycle rates. Specified values are obtained with the output open. I_{CC3} is measured assuming that all column address inputs are held at either a high level or a low level during RAS-only refresh cycles. I_{CC4} is measured assuming that all column address inputs are switched only once during each fast-page cycle.
- (6) The minimum specifications are used only to indicate the cycle time at which proper operation over the full temperature range (T_A = 0 to +70°C) is assured.
- (7) Load = 2 TTL (-1 mA, +4 mA) loads and 100 pF. For 3.3-volt devices, V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- (8) If t_{RCD} \leq t_{RCD} (max) and t_{RAD} \leq t_{RAD} (max), access time is defined by t_{TRAC} (max). If t_{RCD} \geq t_{RCD} (max), access time is defined by t_{CAC} (max). If t_{RAD} \geq t_{RAD} (max), access time is defined by t_{AA} (max).
- (9) t_{OFF} (max) and t_{OEZ} (max) define the time at which the outputs become open-circuit and are not referenced to V_{OH} or V_{OL}.
- (10) The t_{CRP} requirement should be applicable for RAS/CAS cycles preceded by any cycle.
- (11) Either t_{RRH} or t_{RCR} must be satisfied for a read cycle.
- (12) Parameter t_{WP} is applicable for a delayed write cycle such as a read-write/read-modify-write cycle. For early write cycles, both t_{WCS} and t_{WCH} must be met.
- (13) These parameters are referenced to the falling edge of CAS for early write cycles and to the falling edge of WE for delayed write or read-modify-write cycles.
- (14) t_{WCS}, t_{RWD}, t_{CWD}, t_{CPWD} and t_{AWD} are restrictive operating parameters in read-write/read-modify-write cycles only. If t_{WCS} \geq t_{WCS} (min), the cycle is an early write cycle and the data I/O pins will remain open-circuit throughout the entire cycle. If t_{CWD} \geq t_{CWD} (min), t_{RWD} \geq t_{RWD} (min), and t_{AWD} \geq t_{AWD} (min), then the cycle is a read-write cycle and the data I/O pins will contain data read from the selected cells. If neither of the above conditions is met, the condition of the data I/O pins (at access time and until CAS returns to V_{IH}) is indeterminate.
- (15) Holding CAS low prior to RAS going negative will initiate a CAS before RAS refresh cycle (t_{CSP} and t_{CHR} must be satisfied).

Timing Waveforms

Read Cycle




Timing Waveforms (cont)**Early-Write Cycle**




Timing Waveforms (cont)

Late-Write Cycle




6c

μPD424900A/L, 42S4900A/L**NEC****Timing Waveforms (cont)****Read-Write/Read-Modify-Write Cycle**

83YL-6980B


Timing Waveforms (cont)


Fast-Page Read Cycle



6c


63FM-7900B

μPD424900A/L, 42S4900A/L**Timing Waveforms (cont)****Fast-Page Early-Write Cycle**

Timing Waveforms (cont)**Fast-Page Late-Write Cycle**


63YL-6842B

6c

uPD424900A/L, 42S4900A/L**Timing Waveforms (cont)****Fast-Page Read-Write/Read-Modify-Write Cycle**



83FM-79108

Timing Waveforms (cont)

Hidden Refresh Cycle

6c

83VB-6786B

μ PD424900A/L, 42S4900A/L**NEC****Timing Waveforms (cont)****RAS-Only Refresh Cycle****CAS Before RAS Refresh Cycle**



Timing Waveforms

CBR Self-Refresh Cycle

