LH155L

DESCRIPTION

The LH155L is an LCD driver with a built-in RAM suitable for driving medium/small scale dot-matrix LCD panels, and which is capable of being directly connected to the bus line of a microcomputer. The LH155L stores in the RAM the 8-bit parallel or display data transferred from the microcomputer and generates LCD drive signals. Since the LH155L features a bit-map type LCD driver that one bit of data in the display RAM corresponds to one dot in the LCD, there is a lot of freedom in displaying. The LH155L has 96 segment outputs and 73 common outputs in a single chip, making it possible to create an LCD system with the fewest number of the chips. The LH155L enables an LCD system for batteryoperated, hand-carrying information equipment by securing lower power consumption and wider operating voltage range.

FEATURES

- · LCD display by graphic display RAM
 - Normal mode : RAM data "0"→not lighted,

RAM data "1"→lighted

- Reverse mode: RAM data "1"→not lighted,

RAM data "0"→lighted

- Display RAM memory capacity :
 96 x 85 = 8 160 bits
- General 8-bit MPU interface : Possible to directly connect 80-family and 68-family MPUs to bus line
- · Possible to make serial interface
- Ratio of display duty cycle : 1/49 or 1/73 (selectable by command)
- 96-bit automatic transfer from display RAM to display data latch

96-segment and 73-common Outputs LCD Driver IC with A Built-in RAM


- Abundant command functions
 - Display data read/write
 - Setting up LCD alternating signal cycle
- Setting up display starting-line : per line
- Display ON/OFF
- Display control of normal and reverse modes
- Increment control of display RAM address
- Write control of read modifying
- Internal register read
- Power saving mode
- LCD drive power circuit
 - Built-in booster circuit : Three, four, or five times voltage boost is possible
 - Built-in voltage converter : Generates LCD drive voltages (Vo, V1, V2, V3 and V4) based on the boosted voltage
 - Built-in power bias ratio : 1/7, 1/8 or 1/9 bias (selectable by command)
 - Built-in electronic volume : Controllable in 32 steps
- Supply voltages

Logic system: +1.8 to +3.3 V


LCD drive system: +5.0 to +15.5 V

- Operating temperature: -30 to +85 °C
- Package: 221-pin TCP (Tape Carrier Package)

PIN CONNECTIONS



BLOCK DIAGRAM



1. PIN DESCRIPTION

1.1. Power Supply Pins

SYMBOL	I/O	DESCRIPTION
V DD	Power Supply	Power supply pin for logic, connected to +1.8 to +3.3 V.
Vss	Power Supply	Ground pin, connected to 0 V.
		Bias power supply pins for LCD drive voltage.
		• When using an external power supply, convert impedance by using resistance-
		division of LCD drive power supply or operational amplifier before adding voltage to
V 0		the pins.
V 1		• When using the external power supply, maintain the following power supply
V 2	Power Supply	conditions.
V 3		Vss < V4 < V3 < V2 < V1 < V0
V 4		• When the power supply circuit is ON at master operation, LCD drive voltages of Vo
		to V4 are generated by the internal booster circuit and voltage converter.
		• When using the internal power supply, be sure to connect each capacitor between
		Vo to V4 and Vss.

1.2. LCD Power Supply Circuit Pins

SYMBOL	I/O	DESCRIPTION
CAP1+	0	Connecting pin for the internal booster's capacitor + side.
CAP1+		The capacitor is connected between CAP1- and CAP1+.
CAP1-	0	Connecting pin for the internal booster's capacitor - side.
CAP1=		The capacitor is connected between CAP1+ and CAP1
CAP2+	0	Connecting pin for the internal booster's capacitor + side.
CAF2+		The capacitor is connected between CAP2- and CAP2+.
CAP2-	0	Connecting pin for the internal booster's capacitor - side.
CAP2-		The capacitor is connected between CAP2+ and CAP2
CAP3+	0	Connecting pin for the internal booster's capacitor + side.
CAF3+		The capacitor is connected between CAP3- and CAP3+.
CAP3-	o	Connecting pin for the internal booster's capacitor – side.
OAI 3-		The capacitor is connected between CAP3+ and CAP3
CAP4+	0	Connecting pin for the internal booster's capacitor + side.
CAF4+		The capacitor is connected between CAP4- and CAP4+.
CAP4-	0	Connecting pin for the internal booster's capacitor – side.
OAI 4-		The capacitor is connected between CAP4+ and CAP4
V EE	Power Supply	Voltage supply pin for generating boosted voltage in the internal booster circuit.
VEE	Power Supply	Usually the same voltage level as VDD.
V out	Power Supply/	Output pin of boosted voltage in the internal booster circuit.
V 001	0	The capacitor must be connected between Vss and Vout.
V R1		Used as input pins for voltage converter.
V R2	'	Voltage must be input between the VEE and VOUT pins by voltage divided by resistors.

SYMBOL	1/0	DESCRIPTION
		Pin for controlling LCD power supply.
PMODE	1	A combination of PMODE pin and ON/OFF command of power supply (PON)
		enables selection of a specific drive operation.

1.3. System Bus Pins

SYMBOL	1/0	DESCRIPTION						
D7-D0	1/0	8-bit bi-directional data bus, connected to 8-bit MPU data bus.						
CSB	I	Chip selection input pin that decoded address buss signal is input. Distinguishes display RAM data/commands of D7 to D0 data transferred from MPU.						
		Distinguishes display RAM data/commands of D7 to D0 data transferred from MPU.						
RS	1	0 : The data of D7 to Do show the display RAM data.						
		1 : The data of D7 to Do show the command data.						
RESB	ı	Initialized by setting to "L". The reset signals of the system are normally input. Reset						
NESD	1	operation is performed in accordance with RESB signal level.						
		In connecting to 80-family MPU:						
		This RDB is a pin for connecting the RDB signal of 80-family MPU. When the						
RDB		signal enters in the "L" state, the data bus of this IC turns to the "output" state.						
(E)		In connecting to 68-family MPU:						
(二)		This RDB becomes a pin for connecting the enable clock signal of 68-family MPU.						
		When the signal enters in the "H" state, the data bus of this IC turns to the "active"						
		state.						
		In connecting to 80-family MPU:						
		This WRB is a pin for connecting the WRB signal of 80-family MPU, and when						
		WRB signal is "L", this pin is "active".						
WRB		The data bus signal is input at the rising edge of WRB signal.						
(R/W)		In connecting to 68-family MPU:						
((((((((((((((((((((This WRB becomes a pin for connecting the R/W signal of controlling read/write of						
		68-family MPU.						
		R/W = "H" : Read						
		R/W = "L" : Write						
		MPU interface-type shift pin.						
M86		M86 = "H" : 68-family interface						
IVIOO	'	M86 = "L" : 80-family interface						
		Fixed to either "H" or "L".						
SDA	l	Serial-data input pin at time of serial interface selection.						
		Serial clock pin at time of serial interface selection.						
		Used to shift the SDA data by using the rising edge of SCL.						
SCL		Used to convert into 8-bit data by using the 8th clock at the rising edge of SCL in						
		serial-to-parallel data processing.						
		After data-transferring, or when making no access, be sure to set to "L".						

SYMBOL	1/0	DESCRIPTION								
		Used to	Used to shift between parallel interface and serial interface.							
		P/S	Chip selection	Data identification	Data	Read/Write	Serial clock			
		Н	CSB	RS	D7 to D0	RDB, WRB	-			
P/S	1	L	CSB	RS	SDA	Write only	SCL			
	P/S = "H" for parallel input. Fix SDA and SCL pins to either "H" or "L".									
		P/S = "I	P/S = "L" for serial input. Fix D7 to Do pins to High-Z, RDB and WRB pins to either							
		"H" or "	"H" or "L".							
TEST	1	For test	For testing. Fix to "L".							

1.4. LCD Drive Circuit Signals

SYMBOL	1/0	DESCRIPTION							
		The latching signal of display data to count up the display line counter at the rising,							
l LP	1/0	and to output the LCD drive signals at the falling.							
	1/0	M/S = "H" : Output for master mode							
		M/S = "L" : Input for slave mode							
		I/O pin for LCD synchronous signals (first line marker).							
		When FLM pin is set to "H", the display starting line address is preset in the display							
FLM	I/O	line counter.							
		M/S = "H" : Output for master mode							
		M/S = "L" : Input for slave mode							
		I/O pin for alternating signals of LCD drive output.							
M	I/O	M/S = "H" : Output for master mode							
		M/S = "L" : Input for slave mode							
		Used to select either master or slave mode operation.							
	I	M/S State OSC P.S.Circuit LP FLM M							
M/S		H Master Enabled Enabled Output Output Output							
		L Slave Disabled Disabled Input Input Input							
		Fix to "H" or "L" at this pin.							
		Segment output pins for LCD drive.							
		According to the data of the display RAM data,							
		non-lighted at "0", lighted at "1" (Normal mode)							
		non-lighted at "1", lighted at "0" (Reverse mode)							
		and, by a combination of M signal and display data, one signal level among Vo, V2,							
		V ₃ , and V _{SS} is selected.							
SEGo-SEG95	0	M Signal							
		Display RAM Data							
		Normal Mode							

SYMBOL	I/O	DESCRIPTION						
		Common output pins for LCD drive.						
		1			ng data and M signals, one signal level among Vo, V1,			
		V ₄ and V	SS IS S	selectea.				
		Data	М	Output level				
COM0-COM71 O	0	Н	Η	V ss				
		L	Η	V 1				
		Н	L	V 0				
		L	L	V 4				
COMI	0	Common	Common output pin for marker display.					
ICON ₁	0	Common	Common output pin for icon display.					
ICON2	0	Data outp	out pin	for icon display				

1.5. Pins for Oscillation Circuit

SYMBOL	1/0	DESCRIPTION					
OSCI		Conditional, unsighteness assume attings with few than intermed an allegium size its					
osco	0	Feedback-resistance connecting pin for the internal oscillation circuit.					
EXA	I	Input pin of icon clock.					
		Input pin of display master clock at master mode.					
CK	,	When using CK pin as an input of the master clock, fix OSCI pin to Vss.					
CK	l	When using the internal oscillation circuit as the display master clock, fix CK pin to					
		Vss.					
		Selection input pin of display master clock at master mode.					
CKS I		CKS = "H" : Input the external clock to CK pin.					
		CKS = "L" : The internal oscillation circuit by using OSCI and OSCO pins is used.					

^{*} Master clock : Clock for oscillation circuit or external clock.

1.6. Input/Output Circuits




Fig. 1 Input Circuit




Fig. 2 Input/Output Circuit (1)




Fig. 3 Input/Output Circuit (2)




Fig. 4 LCD Drive Output Circuit

2. FUNCTIONAL DESCRIPTION

2.1. MPU Interface

2.1.1. INTERFACE TYPE SELECTION

The LH155L transfers data through 8-bit parallel I/O (D7 to D0) or serial data input (SDA, SCL).

The selection between parallel interface and serial interface is made by setting the state of P/S pin to

"H" or "L".

When selecting serial interface, data-reading cannot be performed, but data-writing can.

P/S	I/F TYPE	CSB	RS	RDB	WRB	M86	SDA	SCL	DATA
Н	Parallel	CSB	RS	RDB	WRB	M86	-	_	D7 to D0
L	Serial	CSB	RS	_	_	_	SDA	SCL	-

2.1.2. PARALLEL INPUT

The LH155L can transfer data in parallel by directly connecting 8-bit MPU to the data bus when parallel interface is selected with P/S pin.

As an 8-bit MPU, either 80-family MPU interface or 68-family MPU interface is selected with M86 pin.

M86	MPU TYPE	CSB	RS	RDB	WRB	DATA
Н	68-family MPU	CSB	RS	Е	R/W	D7 to D0
L	80-family MPU	CSB	RS	RDB	WRB	D7 to D0

2.1.3. DATA IDENTIFICATION

The LH155L can identify the data of 8-bit data bus by combinations of RS, RDB and WRB signals.

RS	68-FAMILY	80-F <i>A</i>	MILY	FUNCTION
l no	R/W	RDB	WRB	FUNCTION
1	1	0	1	Reads from internal register
1	0	1	0	Writes to internal register
0	1	0	1	Reads from display data RAM
0	0	1	0	Writes to display data RAM

2.1.4. SERIAL INTERFACE


The serial interface of LH155L can accept inputs of SDA and SCL in the chip selection state (CSB = "L"). When not in the chip selection state, the internal shift register and counter are reset to their initial condition.

Serial data SDA are input sequentially in order of D7 to D0 at the rising edge of serial clock (SCL) and are converted into 8-bit parallel data (by serial to parallel conversion) at the rising edge of the 8th serial clock, being processed in accordance with the data. The identification whether the serial data inputs (SDA) are display data or commands is judged by input to RS pin.

RS = "L" : Display data RS = "H" : Commands

After completing 8-bit data transferring, or when making no access, be sure to set serial clock input (SCL) to "L".

Protection of SDA and SCL signals against external noise should be taken in actual wiring. To prevent the successive recognition errors of transferring data from external noise, release the chip selection state (CSB = "H") at every completion of 8-bit data transferring.



2.2. Access to Display RAM and Internal Register

The LH155L makes access to display RAM, and internal register by data bus D7 to D0, chip selection CSB pin, display RAM/register shifting RS pin, and read/write control RDB and WRB pins. When CSB is at "H", it is in non-selective state and cannot access display RAM and internal registers. When making access to them, set CSB to "L".

The access to either display RAM or internal registers can be shifted by RS input.

RS = "L" : Display RAM data

RS = "H": Internal command register

The data of 8-bit data bus D7 to D0 are written by write-operation after address setting through MPU. The timing of write is at the rising of WRB for 80-family MPU and at the falling of E for 68-family


MPU respectively.

Write is internally processed by intermediately placing the bus holder in the internal data bus. During data writing from MPU, the data are temporally held in the bus holder, then they are written by the time of the next cycle.


Since the read sequence of display RAM data is limited, note that when address set is made, the designated address data are not output to read command immediately after the address set, but are output when the second data are read, resulting in requiring one time dummy read.

Dummy read is always required one time after address set and write cycle.

Data Write Operation




Data Read Operation



2.3. Read of Internal Register

The LH155L reads not only display RAM, but also the internal registers. Read addresses (0H, 2H-EH) are allotted to each internal register. In reading the internal registers, the addresses of internal registers allotted to read are written in the registers for internal register read and then are read.



2.4. Display Starting Line Register

This register is for determining display starting line (usually the most upper line) corresponding to COMo when displaying the display data RAM.

The register is also used in picture-scrolling. The 7-bit display starting address is set in this register by display starting line setting command.

The register is preset every timing of FLM signal variation in the display line counter. The line counter counts up being synchronized with LP input and generates line addresses which sequentially read out 96-bit data from display RAM to LCD drive circuit.

2.5. Addressing of Display RAM

Display RAM consists of 96 x 85 bits memory, and enables access in 8-bit unit to an address specified by X address and Y address from MPU.

It is possible to set up the addresses X and Y so that they can increment automatically with the address control register. The increment is made every time display RAM is read or written from MPU. (See Section 4. "COMMAND FUNCTION".) Though the X direction side is selected by X address while the Y direction side by Y address, OCH-FFH in the X address are inhibited and do not have the X address set in these addresses.

In the Y direction side, the 96-bit display data are internally read into the display data latch circuit at the rising of LP every one line cycle, and are output from the display data latch circuit at the falling of LP.

55н-FFн in the Y address are inhibited and do not have the Y address set in these addresses.

When FLM signals being output in one frame cycle are at "H", the values in the display starting line register are preset in the line counter and the line counter counts up at the falling of LP signals. The display line address counter is synchronized with each timing signal of the LCD system to operate and is independent of address counters X and Y.

2.6. Display RAM Data and LCD

One bit of display RAM data corresponds to one dot of LCD. Normal display and reverse display by REV register are set up as follows.


Normal display (REV = 0):
 RAM data = "0"; not lighted
 RAM data = "1"; lighted

Reverse display (REV = 1):
 RAM data = "0"; lighted
 RAM data = "1"; not lighted

2.7. Segment Display Output Order/ Reverse Set Up

The order of display outputs, SEGo to SEGo can be reversed by reversing access to display RAM from MPU by using REF register, to lessen the limitation on placing IC when composing an LCD module.

2.8. Relationship between Display RAM and Address



2.9. Display Timing Generator

The display timing generator generates a timing clock necessary for internal operation and timing pulses (LP, FLM, and M) by inputting the master clock CK or by the oscillation circuit of OSCI and OSCO.

By setting up master/slave mode (M/S), the state of timing pulse pins and the timing generator changes.

Display Timing Pulse Pins and Timing Generator State

M/S	MODE	LP	М	FLM	STATE OF TIMING
PIN	MODE	PIN	PIN	PIN	GENERATOR
	Clove	Input	Input	Input	Stop of LP, M, FLM
_	Slave	iripui	mput	Input	generation circuit
Н	Master	Output	Output	Output	Operating state

2.10. Signal Generation to Display Line Counter, and Display Data Latching Circuit

Both the clock to the line counter and latching signals to display data latching circuit from the display clock (LP) are generated.

Synchronized with the display clock, the line addresses of display RAM are generated and 96-bit display data are latched to display-data latching circuit to output to the LCD drive circuit (SEG output).

Readout of the display data to the LCD drive circuit is completely independent of MPU. Therefore, a MPU that has no relationship the readout operation of the display data can access it.

2.11. Generation of The Alternating Signal (M) and The Synchronous Signal (FLM)

LCD alternating signal (M) and synchronous signal (FLM) are generated by the display clock (LP). The FLM generates alternated drive waveform to the LCD drive circuit. Normally, the FLM generates alternated drive waveform every frame unit (M-signal level is reversed every one frame).


But by setting up data (n - 1) in an n-line reverse register and n-line alternating command (NLIN) at "H", n-line reverse waveform is generated.

When the LH155L is used in multi-chip, the signals of LP, FLM, and M must be sent from master side in the slave operation.

2.12. Display Data Latching Circuit

Display data latching circuit temporally latches display data that is output display data to LCD drive circuit from display RAM every one common period. Normal display/reverse display, display ON/OFF, and display all ON commands are operated by controlling data in the latch. And no data within display RAM changes.

2.13. Output Timing of LCD Driver



2.14. LCD Drive Circuit

This drive circuit generates 4 levels of LCD drive voltage. The circuit has 96 segment outputs and 73 common outputs and outputs combined display data and M signal. One of the common outputs, COMI is for marker display only. A common drive circuit that has a shift register sequentially outputs common scan signals.

2.15. Oscillation Circuit

The frequency of this CR oscillator is controlled by the feedback resistor RF.

The output from this oscillator is used as the timing signal source of the display and the boosting clock to the booster circuit. This is valid only in the master operation mode.

During the slave operation mode, maintain OSCI pin at Vss and OSCO pin open (NC).

When in the master operation mode and if external clock is used, maintain OSCI pin at Vss and OSCO pin open (NC), and feed the clock to CK pin.

The duty cycle of the external clock must be 50%. The CKS pin selects either internal oscillation circuit or external clock.

	MASTE	R MODE	SLAVE MODE		
CKS	osc	External Clock (CK)	osc	External Clock (CK)	
L	Enabled	Disabled	Disabled	Disabled	
Н	Disabled	Enabled	Disabled	Disabled	

2.16. Power Supply Circuit

This circuit supplies voltages necessary to drive an LCD. This circuit is valid only in the master operation mode. The circuit consists of booster circuit and voltage converter.

Boosted voltage from the booster circuit is fed to the voltage converter which converts this high input voltage into Vo, V1, V2, V3 and V4 which are used to drive the LCD. This internal power supply should not be used to drive a large LCD panel containing many pixels or a large LCD panel that has large capacity consisting of more than one chip.

Otherwise, display quality will degrade considerably. Instead, use an external power supply.

This internal power supply is controlled by the power supply circuit ON/OFF command (PON).

When the internal power supply is turned off, the booster circuit and voltage converter are also turned off.

When using the external power supply, turn off the internal power supply, disconnect pins CAP1+, CAP1-, CAP2+, CAP2-, CAP3+, CAP3-, CAP4+, CAP4-, VOUT, VEE, VR1 and VR2, and keep PMODE pin at Vss. Then, feed external LCD drive voltages to pins Vo, V1, V2, V3 and V4. This circuit can be changed by the state of PMODE pin.

DON	PMODE	BOOSTER	VOLTAGE	EXTERNAL	NOTE
PON	PIVIOUE	CIRCUIT	CONVERTER	VOLTAGE INPUT	NOTE
0	0	Disabled	Disabled	Vo, V1, V2, V3, V4	1
0	1	Disabled	Disabled	Vo, V1, V2, V3, V4	1
1	0	Enabled	Enabled	_	
1	1	Disabled	Enabled	Vout, VR1, VR2	2

NOTES:

- Because the booster circuit and voltage converter are not functioning, disconnect pins CAP1+, CAP1-, CAP2+, CAP2-, CAP3+, CAP3-, CAP4+, CAP4-, VOUT, VEE, VR1, and VR2.
 - Apply external LCD drive voltages to corresponding pins.
- Because the booster circuit is not functioning, disconnect pins CAP1+, CAP1-, CAP2+, CAP2-, CAP3+, CAP3-, CAP4+, CAP4-, VOUT, VEE, VR1, and VR2.
 - Derive the voltage source to be supplied to the voltage converter from VouT pin and then output LCD drive voltage to VR1, and VR2 pins. The voltage level at VR1 and VR2 pins must be $VR2 \le VR1 \le VouT$.


2.17. Booster Circuit

Placing capacitor C₁ across CAP₁₊ and CAP₁₋ and across CAP₂₊ and CAP₂₋ and across CAP₃₊ and CAP₃₋ and across CAP₄₊ and CAP₄₋ boosts the voltage coming from VEE and Vss five times and outputs the boosted voltage to VouT pin.

Placing C1 across CAP1+ and CAP1- and across CAP2+ and CAP2- and across CAP3+ and CAP3- and shorting together pins CAP3+ and CAP4+ limits the output on Vout pin to four times the input voltage.

Since the booster circuit uses the clock derived from the internal oscillation circuit or external clock as the boosting clock, the internal oscillation circuit must be enabled, or if external clock is selected, it must be fed to CK pin.

The output level at the Vout pin does not exceed the recommended maximum operating voltage (15.5 V) when the voltage is boosted. If this value is exceeded, the operation of the LH155L is not covered by warranty.




2.18. Voltage Control Circuit

The boosted voltage at the VouT pin is connected to the VR1 and VR2 pins and then the LCD drive voltages (V0, V1, V2, V3 and V4) are generated via the voltage converter. The input level at the VR1 and VR2 must meet the electric potential condition of VR1 \geq VR2. The internal electronic volume divides the electric potential between the VR1 and VR2 into 32 segments.

Since the VR1 and VR2 pins have high input impedance, the input voltage levels at the VR1 and VR2 are determined by the resistance ratio of R1, R2, and R3. The current flowing between the VOUT and Vss pins is determined by the combined resistance of R1, R2, and R3. Therefore, R1, R2, and R3 must be selected in accordance with the above current as well as the input voltage levels at the VR1 and VR2.

The boosted voltage at the VouT pin originates from the voltage supplied at the VEE pin. Thus, the DC path current generated with R1, R2, and R3 connected between the VouT and Vss pins is supplied as current at the VEE pin. The electric current value, five times larger than the DC path current generated between the VouT and Vss pins when the voltage is boosted five times, is added as supply current at the VEE pin (four times larger current is added for four times voltage). Take sufficient care that the input levels at the VR1 and VR2 pins do not fluctuate with external noise (connect capacitor C3).



Example of Voltage Control Circuit

2.19. Electronic Volume

The voltage converter incorporates an electronic volume, which allows the LCD drive voltage level Vo to be controlled with a command and also allows the tone of LCD to be controlled.

If 5-bit data is stored in the register of the electronic volume, one level can be selected among 32 voltage values for the LCD drive voltage V_0 .

The voltage control range of the electronic volume is determined by the input voltage levels at the VR1 and VR2. This means that the voltage range of (VR1 to VR2) is the controllable voltage range of the electronic volume.

The electric potential relation between the V_{R1} and V_{R2} pins must be $V_{R1} \ge V_{R2}$. The input voltage levels at the V_{R1} and V_{R2} pins must be selected in accordance with the voltage levels to be obtained with the electronic volume.


2.20. LCD Drive Voltage Generation Circuit

The voltage converter contains the voltage generation circuit. The LCD drive voltages other than V₀, that is, V₁, V₂, V₃ and V₄, are obtained by dividing V₀ through a resistor network. The LCD drive voltage from LH155L is biased at 1/7, 1/8 or 1/9.

When using the internal power supply, connect a stabilizing capacitor C₂ to each of pins V₀ to V₄.

The capacitance of C₂ should be determined while observing the LCD panel to be used. In this case, connect a capacitor C₃ to stabilize input voltage to V_{R1} and V_{R2}. A value of C₃ can be defined selectively.

2.21. Example of Power Supply Circuit Connection



Сз

RF

R1 + R2 + R3

0.01 to 0.1 μF

2 MΩ 2.0 to 4.0 MΩ

* B characteristics must be used with C1 and C2.

2.22. Initialization

The LH155L is initialized by setting RESB pin to "L". Normally, RESB pin is initialized together with MPU by connecting to the reset pin of MPU.

When power is ON, be sure to reset operation.

PARAMETER	INITIAL STATE			
Display RAM	Not fixed			
X-address	00⊢ set			
Y-address	00⊢ set			
Display starting line	Set at the first line (0H)			
Display ON/OFF	Display OFF			
Display normal/reverse	Normal			
Display duty	1/73			
n-line alternating	Every frame unit			
Common shift direction	COM0→COM71			
Increment mode	Increment OFF			
REF mode	Normal			
Data SWAP mode	OFF			
Register in electronic volume	(1, 1, 1, 1, 1)			
Power supply	OFF			

3. PRECAUTIONS

Precautions when connecting or disconnecting the power supply

This IC may be permanently damaged by a high current which may flow if voltage is supplied to the LCD drive power supply while the logic system power supply is floating. The details are as follows.

- 1) When using an external power supply
- When connecting the power supply
 After connecting the logic system power supply,
 make reset operation and then apply external
 LCD drive voltages to corresponding pins. (Vo,
 V1, V2, V3, V4 or VOUT, VR1 and VR2)
- When disconnecting the power supply
 After executing HALT command, disconnect external LCD drive voltages and then disconnect the logic system power supply.
- 2 When using the internal power supply
- When connecting the power supply
 After connecting the logic system power supply,
 make reset operation and then execute PON command.
- When disconnecting the power supply After executing HALT command, disconnect the logic system power supply.

It is advisable to connect the serial resistor (50 to 100 Ω) or fuse to the LCD drive power VouT or Vo of the system as a current limiter. Set up a suitable value of the resistor in consideration of the display grade.

4. COMMAND FUNCTION

4.1. Command Function Table

INSTRUCTION			CODI						CO	DE				FUNCTION	
INSTRUCTION	CSB	RS	WRB	RDB	RE	D7	D6	D5	D4	Dз	D ₂	D1	Dο	FONCTION	
Display data write	0	0	0	1	0					DA				Writes to display RAM.	
Display data read	0	0	1	0	0			R	EAD	DAT	ΓΑ			Reads from display RAM.	
X address set	0	1	0	1	0	0	0	0	0	١,	X Ad	draed		Sets X direction address in	
(Lower) [0⊦]	Ľ	'		<u>'</u>	Ŭ		Ľ	Ľ	_		, , , , , , , , , , , , , , , , , , ,	u105	,	display RAM.	
Y address set	0	1	0	1	0	0	0	1	0	,	Y Ad	dress	2	Sets of Y direction address in	
(Lower) [2⊢]		'		<u>'</u>	Ŭ		Ľ	'			. Ad	u100	,	display RAM.	
Y address set	0	1	0	1	0	0	0	1	1	* Y Address		222	Sets Y direction address in		
(Upper) [3⊦]		'		<u>'</u>	Ŭ		Ľ	'		* Address			display RAM.		
Display starting line set	0	1	0	1	0	0	1	0	0	Dis	Display Starting		ting	Sets line address of RAM	
(Lower) [4⊦]	Ľ		Ů	<u>'</u>	Ľ			Ľ	_	Line			making COMo display.		
Display starting line set	0	1	0	1	0	0	1	0	1	*	* Display		ıy	Sets line address of RAM	
(Upper) [5⊦]		'		<u> </u>	Ŭ			Ŭ			Star	ting	Line	making COMo display.	
n-line alternating set	0	1	0	1	0	0	1	1	0	ΔIta	ernat	ina I	ine	Sets the number of alternating	
(Lower) [6⊦]		'		<u>'</u>	Ŭ		_ '	'	_	Αι.	Ciriai	" '9 L		reverse line.	
n-line alternating set	0	1	0	1	0	0	1	1	1	*	Alte	ernat		Sets the number of alternating	
(Upper) [7⊦]		'	Ò	<u>'</u>	Ŭ)		'				Line		reverse line.	
Display control (1) set	0	1	0	1	0	1	0	0	0	SHI		ALL		1)	
[8+]	Ľ	'	Ŭ	<u> </u>	Ŭ		Ľ	Ŭ		FT	ON		OFF		
Display control (2) set	0	1	0	1	0	1	0	0	1	RE	NL	sw	RE	2	
[9⊦]	Ŭ			<u>'</u>	Ŭ		Ľ	Ľ	_	V	IN	AΡ	F	•	
Increment control set	0	1	0	1	0	1	0	1	0	0	AIM	ΔΥΙ	Δχι	3	
[A H]	Ľ				Ľ		Ľ	<u> </u>		Ľ				<u> </u>	
Power control (1) set	0	1	0	1	0	1	0	1	1	EXA	HA	PO	AC	4	
[BH]				<u>'</u>	Ŭ	_ '	Ľ	L'			LI	Ν	L		
Electronic volume	0	1	0	1	0	1	1	0	1	DV	DV	DV	DV	Sets electronic volume.	
set	Ľ				Ŭ		L.	Ľ		L3	L2	L1	LO	(Lower)	
[DH]	0	1	0	1	1	1	1	0	1	*	*	*	DV	Sets electronic volume.	
	Ŭ				Ľ		L.	Ľ		Ŀ	Ľ		L4	(Upper)	
Power control (2) set	0	1	0	1	0	1	1	1	0	*	DUO	BS1	BSO	Sets bias ratio.	
[EH]	Ŭ			<u>'</u>	Ľ		L'	L'		Ľ				Sets duty ratio.	
RE set	0	1	0	1	0/1	1	1	1	1	*	*	TE	RE	Sets RE flag.	
[FH]	بّ			<u> </u>	٠, ١		<u> </u>	<u> </u>				ST			
Address set for	0	1	0	1	0	1	1	0	0		Addre			Sets address of internal register	
internal register read				L .			,		_	Register Read			for reading.		
Internal register read	0	1	1	0	0	*	*	*	*		Read			Reads out internal register.	

- ① SHIFT: Common shift direction, ICON: Icon display ON, ALLON: All display ON, ON/OFF: Display ON/OFF control
- ② REV : Display normal/reverse, NLIN : n-line reverse ON, SWAP : Data for display swap, REF : Segment output for display normal/reverse
- ③ AIM: Increment mode selection, AYI: Y increment, AXI: X increment
- ④ EXA: Icon clock IN/OUT, HALT: HALT ON, PON: Power supply circuit ON, ACL: Reset operation
- * mark means "Don't care".

Parenthesis [] shows address for internal register read.

Do not use TEST command for IC testing.

The LH155L has a lot of commands, as shown in the list of commands, and each command is explained in detail as follows. Data codes and command codes are defined as follows and the execution of commands must be made in the chip selection state (CSB = "L").

(For example X address)

(
RS	D7	D6	D5	D4	Dз	D2	D1	Do				
*	0	0	0	0	AX3	AX2	AX1	AX0				
	Con	nmand Co	odes			Data (Codes					

* RS = "0" : RAM data access (Refer to Sections 4.2. and 4.3.)

RS = "1": Register access (Refer to Sections 4.4. through 4.17..)

The undefined command codes are inhibited.

4.2. Data Write to Display RAM

D7	D6	D5	D4	Dз	D2	D1	Do
		Disp	lay RAN	/I Write	Data		

CSB	RS	WRB	RDB	RE
0	0	0	1	0

The display RAM data of 8-bit are written in the designated X and Y addresses.

4.3. Data Read to Display RAM

D7	D6	D 5	D4	Dз	D2	D1	Do
		Disp	lay RAN	/I Read	Data		

CSB	RS	WRB	RDB	RE
0	0	1	0	0

The 8-bit contents of display RAM designated in X and Y addresses are read out.

Immediately after data are set in X and Y addresses, dummy read is necessary one time.

4.4. X Address Register Set

D7	D6	D5	D4	Dз	D2	D1	Do
0	0	0	0	АХЗ	AX2	AX1	AX0

0 1 0 1

WRB

RDB

RE 0

RS

CSB

(At the time of reset : AX3 to AX0 = 0H, read address : 0H)

Addresses of display RAM's X direction are set. The values of AX3 to AX0 are usable up to 00H-0BH, but 0CH-FFH are inhibited. When the register setting of SEG output normal/reverse is REF = "0",

the data of AX3 to AX0 are addressed to display RAM as they are. $\label{eq:addressed}$

When REF = "1", the data of 0BH-(AX3 to AX0)H are addressed to the display RAM.

4.5. Y Address Register Set

٠.	, , , , , ,		109.01	<u> </u>	•			
	D7	D6	D5	D4	Dз	D2	D1	Do
	0	0	1	0	AY3	AY2	AY1	AY0

 CSB
 RS
 WRB
 WRB
 RE

 0
 1
 0
 1
 0

(At the time of reset: AY3 to AY0 = 0H, read address: 2H)

D7	D ₆	D5	D4	Dз	D2	D1	Do
0	0	1	1	*	AY6	AY5	AY4

CSB	RS	WRB	RDB	RE
0	1	0	1	0

(At the time of reset : AY6 to AY4 = 0H, read address : 3H)

Addresses of display RAM's Y direction are set. In data-setting, lower place and upper place are divided with 4 bits and 3 bits respectively.

When data are set, lower place should be set first and upper place should be set second.

The values of AY6 to AY0 are usable up to 00H-54H, but 55H-FFH are inhibited.

The addresses of (AY6 to AY0) = 54H are display RAM area for marker display.

4.6. Display Starting Line Register Set

D7	D6	D5	D4	Dз	D2	D1	Do
0	1	0	0	LA3	LA2	LA1	LA0

CSB	RS	WRB	RDB	RE
0	1	0	1	0

(At the time of reset : LA3 to LA0 = 0H, read address : 4H)

D7	D6	D5	D4	Dз	D2	D1	Do
0	1	0	1	*	LA6	LA5	LA4

CSB
 RS
 WRB
 RDB
 RE

 0
 1
 0
 1
 0

(At the time of reset: LA6 to LA4 = 0H, read address: 5H)

The display line address is required to designate, and the designated address becomes the display line of COMo.

The display of LCD is displayed from the designated display starting line address to the increment direction of the line address.

LA6	LA5	LA4	LA3	LA2	LA1	LA0	LINE ADDRESS
0	0	0	0	0	0	0	0
0	0	0	0	0	0	1	1
1	0	1	0	0	1	1	83

^{*} mark means "Don't care".

^{*} mark means "Don't care".

4.7. n-line Alternating Register Set

D7	D6	D 5	D4	Dз	D2	D1	Ď
0	1	1	0	N3	N2	N1	N0

CSB	RS	WRB	RDB	RE
0	1	0	1	0

(At the time of reset: N3 to N0 = 0H, read address: 6H)

D7	D6	D5	D4	Dз	D2	D1	Do
0	1	1	1	*	N6	N5	N4

CSB	RS	WRB	RDB	RE
0	1	0	1	0

(At the time of reset: N6 to N4 = 0H, read address: 7H)

The reverse line number of LCD alternated drive is required to be set in the register.

The line number possible to be set is 2 to 72 lines. The values set up by the n-line alternating register become enabled when the n-line alternated drive


command is ON (NLIN = "1").

When the n-line alternated drive command is OFF (NLIN = "0"), an alternated drive waveform which reverses by frame cycle is generated.

	N6	N5	N4	N3	N2	N1	N0	REVERSE LINE NUMBER
Г	0	0	0	0	0	0	0	_
ı	0	0	0	0	0	0	1	2
	1	0	0	0	1	1	1	72


4.8. Alternating Timing

(1) At The Time of n-line Alternating OFF (in case of 1/73 duty display)



^{*} mark means "Don't care".

(2) At The Time of n-line Alternating ON



4.9. Display Control (1) Register Set

				_				
D7	D6	D5	D4	Dз	D2	D1	Do	cs
1	0	0	0	SHIFT	ICON	ALLON	ON/OFF	0

CSB	RS	WRB	RDB	RE
0	1	0	1	0

(At the time of reset: (SHIFT, ICON, ALLON, ON/OFF) = 0H, read address: 8H)

Various controls of display are set up.

(1) ON/OFF Command

To control ON/OFF of display.

ON/OFF = "0" : Display OFF ON/OFF = "1" : Display ON

(2) ALLON Command

Regardless of the data of the display RAM, all the displays are ON.

This command has priority over display normal/reverse commands.

ALLON = "0" : Normal display
ALLON = "1" : All displays lighted.

(3) ICON Command

To control ON/OFF of the icon display.

ICON = "0" : Display OFF ICON = "1" : Display ON

(4) SHIFT Command

The shift direction of display scanning data in

the common drive output is selected.

SHIFT = "0" : COMo→COM71 shift-scan SHIFT = "1" : COM71→COM0 shift-scan

4.10. Display Control (2) Register Set

D7	D6	D5	D4	Dз	D2	D1	Do		CSB	RS	WRB	RDB	RE
1	0	0	1	REV	NLIN	SWAP	REF	İ	0	1	0	1	0

(At the time of reset: (REV, NLIN, SWAP, REF) = 0H, read address: 9H)

Various controls of display are set up.

(1) REF Command

When MPU accesses to display RAM, the relationship between X address and write data is normalized or reversed.

Therefore, the order of segment drive output

can be reversed by register setting, to lessen the limitation on placing IC when composing an LCD module.

REF	ACCESS F	ROM MPU	INTERNAL	ACCESS	CORRESPONDING
REF	X ADDRESS	D7-D0	X ADDRESS	D7-D0	SEG OUTPUT
		Do (LSB)		(LSB)	SEG (8 x nн) output
0	n⊦		n⊢		
		D7 (MSB)		(MSB)	SEG (8 x nH + 7) output
		Do (LSB)		(MSB)	SEG (8 x (0BH - nH) + 7) output
1	n⊣		0Вн-пн		
		D7 (MSB)		(LSB)	SEG (8 x (0BH - nH)) output

(2) SWAP Command

When data to display RAM are written, the write data are swapped.

SWAP = "0": Normal mode. In data-writing, the data of D₇ to D₀ can be written to the display RAM.

SWAP = "1": SWAP mode ON. In data-writing, the swapped data of D7 to D0 can be written to the display RAM.

	SWAP = "0"	SWAP = "1"
EXTERNAL DATA	D7 D6 D5 D4 D3 D2 D1 D0	D7 D6 D5 D4 D3 D2 D1 D0
INTERNAL DATA	d7 d6 d5 d4 d3 d2 d1 d0	do d1 d2 d3 d4 d5 d6 d7

(3) NLIN Command

The ON/OFF control of n-line alternated drive is performed.

NLIN = "0": n-line alternated drive OFF. By using frame cycle, the alternating signals (M) are reversed.

NLIN = "1": n-line alternated drive ON.

According to data set up in n-line alternating register, the alternation is made.

(4) REV Command

Corresponding to the data of display RAM, the lighting or not-lighting of the display is set up.

REV = "0": When RAM data are at "H", LCD at ON voltage (normal).

REV = "1" : When RAM data are at "L", LCD at ON voltage (reverse).

4.11. Increment Control Register Set

				J				_					
D7	D6	D5	D4	Dз	D2	D1	Do		CSB	RS	WRB	RDB	R
1	0	1	0	0	AIM	AYI	AXI		0	1	0	1	

(At the time of reset : (AIM, AYI, AXI) = 0H, read address : AH)

The increment mode is set up when accessing the display RAM.

By AIM, AYI and AXI registers, the setting-up of increment operation/non-operation for the X-address counter and the Y-address counter every write access or every read access to the display RAM is possible.

In setting to this control register, the increment operation of address can be made without setting

successive addresses for writing data or for reading data to display RAM from MPU. After setting this register, be sure to set the X and Y address registers.

Because it is not assuring the data of X and Y address registers after setting increment control registers, the increment control of X and Y addresses by AIM, AYI and AXI registers is as follows.

	AIM	SELECTION OF INCREMENT TIMING	REFERENCE
Γ	0	When writing to display RAM or reading from display RAM	1
I	1	Only when writing to display RAM (read modify)	2

- 1) This is effective when subsequently writing and reading the successive address areas.
- ② This is effective in the case that, after reading and writing the successive address areas for every address, the read data are modified to write.

AYI	AXI	SELECTION OF INCREMENT ADDRESS	REFERENCE
0	0	Increment is not made	1
0	1	X address automatic increment	2
1	0	Y address automatic increment	3
1	1	X and Y addresses cooperative, automatic increment	4

- Regardless of AIM, no increment for X and Y addresses.
- ② According to the setting-up of AIM, increment or decrement for only X address. In accordance with the REF conditions of SEG normal/reverse output setting register, X address
 - At REF = "0" (normal output), increment by loop

becomes as follows.

 At REF = "1" (reverse output), decrement by loop of


③ According to the setting-up of AIM, increment for only Y address.

Regardless of REF, increment by loop of

According to the setting-up of AIM, cooperative variation for X and Y addresses.


When the access of X address is made up to $\mathsf{OBH},\ \mathsf{Y}$ address increment occurs.

• At REF = "0" (normal output)



vary in the above loops.

• At REF = "1" (reverse output)



vary in the above loops.

4.12. Power Control (1) Register Set

			/	,					
D7	D6	D5	D4	Dз	D2	D1	Do	CSB	Γ
1	0	1	1	EXA	HALT	PON	ACL	0	Γ

(At the time of reset : (EXA, HALT, PON, ACL) = 0H, read address : BH)

(1) ACL Command

The internal circuit can be initialized. This command is enabled only at master operation mode.

ACL = "0" : Normal operation ACL = "1" : Initialization ON

If the power control register is read out immediately after executing ACL command (ACL = 1), the Do bit is in the state of "1".

Therefore, if the reset operation is internally started, the D₀ bit becomes "0".

In executing ACL command, the internal reset signals are internally generated by using display master clock (oscillation by OSCI and OSCO, or clock input at CK pin).

Therefore, after executing ACL command, allow a waiting period having at least a two-cycle portion of the master clock before the next processing is made.

(2) PON Command

The internal power supply circuit is set ON/OFF.

PON = "0" : Power supply circuit OFF

PON = "1": Power supply circuit ON

At PON = "1", the booster circuit and voltage converter function.

In accordance with the setting conditions of PMODE pin, the operation circuit part changes. See Table in Section 2.16, for details.

(3) HALT Command

The conditions of power-saving are set ON/OFF by this command.

WRB

0

RDB

RE 0

HALT = "0" : Normal operation

HALT = "1" : Power-saving operation

RS

When setting in the power-saving state, the supply current can be reduced to a value near to that of the standby current.

The internal conditions at power-saving are as follows.

- (a) The oscillation circuit and power supply circuit are stopped.
- (b) The LCD drive is stopped, and outputs of the segment driver and common driver are Vss level.
- (c) The clock input from CK pin is inhibited.
- (d) The contents of display RAM data are maintained.
- (e) The operation mode maintains the command execution state before executing powersaving command.

(4) EXA Command

Clock for icon display external/internal

EXA = "0" : Internal clock

EXA = "1": External clock from EXA pin

4.13. Electronic Volume Register Set

D7	D6	D 5	D4	Dз	D2	D1	Do
1	1	0	1	DVL3	DVL2	DVL1	DVL0

CSB	RS	WRB	RDB	RE
0	1	0	1	0

(At the time of reset : (DVL3 to DVL0) = FH, read address : BH)

D7	D6	D5	D4	Dз	D2	D1	Do
1	1	0	1	*	*	*	DVL4

CSB	CSB RS		RDB	RE
0	1	0	1	1

(At the time of reset : (DVL4) = 1H, read address : DH)

The LCD drive voltage Vo output from the internal power supply circuit can be controlled and the display tone on the LCD can be also controlled. The LCD drive voltage Vo takes one out of 32 voltage values by setting a 5-bit data register.

If the electronic volume is not used, specify (1, 1, 1, 1, 1) in the 5-bit data register, and V_{R1} and V_{R2} pins are shorted. After the LH155L is reset, the 5-bit data register is automatically set to (1, 1, 1, 1, 1).

DVL4	DVL3	DVL2	DVL1	DVL0	V 0
0	0	0	0	0	Smaller
1	1	1	1	1	Larger

4.14. Power Control (2) Register Set

			,	,			
D7	D6	D5	D4	Dз	D2	D1	Do
1	1	1	0	*	DU0	BS1	BS0

CSB	RS	WRB	RDB	RE
0	1	0	1	0

(At the time of reset: (DU0, BS1, BS0) = 0H, read address: EH)

(1) BS Command

Command for bias setting. Setting BS1 or BS0, the bias ratio 1/7, 1/8 or 1/9 is selectable.

BS1	BS0	BIAS RATIO
0	0	1/9
0	1	1/8
1	0	1/7
1	1	Prohibition

(2) DUTY Command

Command for duty setting. Select duty ratio below.

DU0	DUTY RATIO
0	1/73
1	1/49

^{*} mark means "Don't care".

^{*} mark means "Don't care".

4.15. RE Register Set

	11 110 9.0101 001									
D7	D6	D5	D4	Dз	D2	D1	Do			
1	1	1	1	*	*	TEST	RE			

 CSB
 RS
 WRB
 RDB
 RE

 0
 1
 0
 1
 0/1

(At the time of reset: (RE) = 0H, read address: FH)

Command for RE flag setting.

Do not use TEST command, because this command is for IC testing.

4.16. Address Set for Internal Register Read

D7	D6	D5	D4	Dз	D2	D1	Do
1	1	0	0	RA3	RA2	RA1	RA0

 CSB
 RS
 WRB
 RDB
 RE

 0
 1
 0
 1
 0

(At the time of reset : (RA3, RA2, RA1, RA0) = CH)

When data set up in the internal registers are read out, set the read address allotted to each register by this command before executing the read command of the internal registers.

For example, when the data of the command

register in the display control (1) are read out, set the values of (RA3, RA2, RA1 and RA0) = 8H. Refer to the functional description of each command or the list of commands for the read address allotted to each command register.

4.17. Internal Register Read

D7	D6	D5	D4	Dз	D2	D1	Dο
*	*	*	*	Interna	al Regis	ter Read	d Data

CSB
 RS
 WRB
 RDB
 RE

 0
 1
 1
 0
 0

Command for reading out the data of the internal registers. When this command is executed, the read address in the internal registers to be read must be preset.

^{*} mark means "Don't care".

^{*} mark means "Don't care".

4.18. Example of Setting Commands


Power (VDD – Vss, VEE – Vss) ON Power will be stable Inputting RESET operation WAIT Setting optional functions • Setting electronic volume maximum • Setting bias ratio 1/7 Setting power control

If VDD and VEE voltages are not same, connect the logic system power supply (VDD) first.


WAIT

End initialization

(2) Display Data



(3) Power OFF



If VDD and VEE voltages are not same, disconnect the booster circuit power supply (VEE) first. After VEE, VOUT, V0, V1, V2, V3 and V4 voltages are below LCD ON voltage (threshold voltage for liquid crystal turns on), disconnect the logic system power supply (VDD).

5. ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	APPLICABLE PINS	RATING	UNIT	NOTE
Supply voltage (1)	V DD	V DD	-0.3 to +4.0	V	
Supply voltage (2)	VEE	V EE	-0.3 to +4.0	V	
Supply voltage (3)	V OUT	V 0UT	-0.3 to +16.0	V	
Supply voltage (4)	VR1, VR2	V _{R1} , V _{R2}	-0.3 to +16.0	V	
Supply voltage (5)	V 0	V o	-0.3 to +16.0	V	
Supply voltage (6)	V1, V2, V3, V4	V1, V2, V3, V4	-0.3 to Vo + 0.3	v	1, 2
Input voltage	Vı	D7-D0, CSB, RS, M/S, M86, RDB, WRB, CK, CKS, OSCI, LP, FLM, M, SDA, SCL, P/S, RESB, EXA, PMODE, TEST	-0.3 to V _{DD} + 0.3	V	
Storage temperature	Tstg		-45 to +125	°C	

NOTES:

- 1. Ta = +25 °C
- 2. The maximum applicable voltage on any pin with respect to Vss (0 V).

6. RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	APPLICABLE PINS	MIN.	TYP.	MAX.	UNIT	NOTE
Supply voltage	V DD	V DD	+1.8		+3.3	>	1
Supply voltage	VEE	V EE	+2.4		 	2	
	V 0	V o	+5.0		+15.5	٧	3
Operating voltage	V OUT	V out			+15.5	٧	
	VR1, VR2	VR1, VR2	+1.8 +3.3 V 1 +2.4 +3.3 V 2 +5.0 +15.5 V 3 +15.5 V 4	4			
Operating temperature	Topr		-30		+85	Ç	

NOTES:

- 1. The applicable voltage on any pin with respect to Vss (0 V).
- When using the booster circuit, power supply, VEE at the primary circuit must be used within the above-described range. If the drive voltage of LCD panel can be boosted by utilizing the voltage level of VDD, usually connect this pin to VDD power supply.
- 3. Ensure that voltages are set such that Vss < V_4 < V_3 < V_2 < V_1 < V_0 .
- 4. The operating range is adjusted by the external circuit constructed between VouT and VR1, VR2. The electric potential relation between the VR1, VR2 and VouT pins must be VR2 ≤ VR1 ≤ VouT.

7. ELECTRICAL CHARACTERISTICS

7.1. DC Characteristics

(Unless otherwise specified, Vss = 0 V, VDD = +1.8 to +3.3 V, TOPR = -30 to +85 °C)

PARAMETER SYMBOL CONDITIONS APPLICABLE PINS MIN. TYP. MAX. UNIT NOTE									
PARAMETER	SYMBOL	CONDI	HONS	APPLICABLE PINS	MIN.	TYP.	MAX.	UNIT	NOTE
Input "Low" voltage	l _{V⊩}			D7-D0, CSB, RS, M/S, M86,	0		0.2V DD	l v	
Input Low voitage	VIL			RDB, WRB, CK, CKS, OSCI,			0.2000	_ v	
Input "High" voltogo	Mus			LP, FLM, M, SDA, SCL, P/S,	0.01/00		V DD	v	
Input "High" voltage	VIH			RESB, EXA, PMODE	0.8V DD		V DD	l v	
Output "Low" voltage	V OL	IOL = C).4 mA	D7-D0, LP, FLM, M			0.4	٧	
Output "High" voltage	V OH	Іон = -	0.4 m A	D7-D0, LF, FLIVI, IVI	V DD - 0.4			٧	
				CSB, RS, M/S, M86, RDB, WRB,					
Input leakage current	I⊔	VI = Vss	or V DD	CK, CKS, OSCI, SDA, SCL, P/S,	-10		10	μΑ	
				RESB, EXA, PMODE				10 uA 1	
Output leakage current	ILO	VI = VSS or VDD		D7-D0, LP, FLM, M	-10		10	μΑ	1
LCD drive output ON	Ron	Δ V ON	Vo = 10 V	SEGo-SEG95,			4	kΩ	2
resistance	HON	= 0.5 V	Vo = 6 V	6 V COM0-COM71, COMI			6	K32	
Standby current	ISTB	CK = 0 V	VDD = 3 V	V DD			10	μ A 3	ď
Startuby Current	1010	CS = VDD	VDD = 2 V	V DD			5		3
Supply current (1)	IDD1	During	VDD = 3 V	V DD			10	μA	4
Supply current (1)	וטטו	sleep mode	VDD = 2 V	V DD			5	μΑ	4
Supply current (2)	IDD2	During	VDD = 3 V	V DD, V EE			300	μA	5
Supply current (2)	1002	hold mode	VDD = 2 V	VDD, VEE			200	μΑ	5
		During	VDD = 3 V				300		
Supply current (3)	IDD3	active mode		V DD				μA	6
		fcyc = 100 kHz	VDD = 2 V				200		
Oscillation froguess:	fonc	RF =	VDD = 3 V	osco		36		kHz	7
Oscillation frequency	fosc	2.0 MΩ±2%	VDD = 2 V	0300		30		K Z	′
Reset ("L") pulse width	trw			RESB	10			μs	


NOTES:

- Applied when D7 to D0, LP, FLM, and M are in the high impedance state.
- Resistance when 0.5 V is applied between each output pin and each power supply (Vo, V1, V2, V3, V4). Applied when power is supplied at power bias ratio of 1/9 in the external power supply mode.
- Current at the VDD pin when the master clock stops, the chip is not selected (CSB = VDD), and no load is used. All circuits stop.
- Sleep mode supply current.
 Stops internal oscillation clock, using external EXA signal.
 Without using booster circuits. Display OFF.
 ICON display ON. No load.
- 5. Applied when no access is made by the MPU when the internal oscillation circuit (RF = 2.0 M Ω) and power supply circuit (PMODE = "L") are used. Boosting five times is used. The electronic volume is preset (the code is "1 1 1 1 1").
 - The display is OFF and the LCD drive pin is not loaded. Measuring conditions : VDD = VEE, VR1 = VR2, C1 = C2 = 2.2 μ F, R1 + R2 + R3 = 4 M Ω .
- Active mode supply current.
 Using internal oscillation clock.
 Writing at fcyc the graphic display data which are reversed every one bit. No load.
- 7. Oscillation frequency when connecting a feedback resistor (RF) of 2.0 M Ω between OSCI and OSCO.

7.2. AC Characteristics

7.2.1. SYSTEM BUS READ/WRITE TIMING (80-FAMILY MPU)

(Write Timing)



(80-family Write Timing Characteristics)

 $(VDD = 2.7 \text{ to } 3.3 \text{ V}, TOPR = -30 \text{ to } +85 ^{\circ}\text{C})$

()	,		(,			,
PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	MAX.	UNIT
Address hold time	tah8		CSB	30		ns
Address setup time	tasa		RS	0		ns
System cycle time	tcyc8		WRB	220		ns
Write pulse width	twrw8		VVDD	100		ns
Data setup time	tDS8		D7-D0	70		ns
Data hold time	tDH8		D7-D0	30		ns
Input signal rise and fall time	tr, tr		All of above pins		15	ns

 $(VDD = 2.4 \text{ to } 2.7 \text{ V}, TOPR = -30 \text{ to } +85 ^{\circ}\text{C})$


PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	MAX.	UNIT
Address hold time	tah8		CSB	30		ns
Address setup time	tas8		RS	0		ns
System cycle time	tCYC8		WRB	300		ns
Write pulse width	twrw8		VVDD	150		ns
Data setup time	tDS8		D7-D0	100		ns
Data hold time	tDH8		D7-D0	30		ns
Input signal rise and fall time	tr, tr		All of above pins		30	ns

 $(VDD = 1.8 \text{ to } 2.4 \text{ V}, TOPR = -30 \text{ to } +85 ^{\circ}\text{C})$

PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	MAX.	UNIT
Address hold time	tah8		CSB	50		ns
Address setup time	tas8		RS	20		ns
System cycle time	tcyc8		WRB	500		ns
Write pulse width	twrw8		VVDD	200		ns
Data setup time	tDS8		D7-D0	150		ns
Data hold time	tDH8		D7-D0	50		ns
Input signal rise and fall time	tr, tr		All of above pins		30	ns

NOTE: All the timings must be specified relative to 20% and 80% of VDD voltage.

(Read Timing)



(80-family Read Timing Characteristics)

 $(VDD = 2.7 \text{ to } 3.3 \text{ V}, TOPR = -30 \text{ to } +85 ^{\circ}\text{C})$

, , ,						
PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	MAX.	UNIT
Address hold time	tah8		CSB	30		ns
Address setup time	tas8		RS	0		ns
System cycle time	tcyc8		RDB	400		ns
Read pulse width	trDW8		RDB	200		ns
Read data output delay	tRDD8	C 15 = 5	D= D0		170	ns
Read data hold time	tRDH8	C∟ = 15 pF	D7-D0	10		ns
Input signal rise and fall time	tr, tr		All of above pins		15	ns

 $(VDD = 2.4 \text{ to } 2.7 \text{ V}, TOPR = -30 \text{ to } +85 ^{\circ}\text{C})$

			•			
PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	MAX.	UNIT
Address hold time	tah8		CSB	30		ns
Address setup time	tasa		RS	0		ns
System cycle time	tcyc8		DDB	600		ns
Read pulse width	trow8		RDB	300		ns
Read data output delay	tRDD8	C: 15 pF	D7-D0		250	ns
Read data hold time	tRDH8	C∟ = 15 pF	00-70	10		ns
Input signal rise and fall time	tr, tr		All of above pins		30	ns


 $(VDD = 1.8 \text{ to } 2.4 \text{ V}, TOPR = -30 \text{ to } +85 ^{\circ}\text{C})$

PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	MAX.	UNIT
Address hold time	tah8		CSB	50		ns
Address setup time	tas8		RS	20		ns
System cycle time	tcyc8		RDB	800		ns
Read pulse width	trow8		סטח	400		ns
Read data output delay	tRDD8	<u> </u>	D7 D0		350	ns
Read data hold time	tRDH8	C∟ = 15 pF	D7-D0	10		ns
Input signal rise and fall time	tr, tr		All of above pins		30	ns

 $\ensuremath{\text{NOTE}}$: All the timings must be specified relative to 20% and 80% of VDD voltage.

7.2.2. SYSTEM BUS READ/WRITE TIMING (68-FAMILY MPU)

(Write Timing)



(68-family Write Timing Characteristics)

 $(VDD = 2.7 \text{ to } 3.3 \text{ V}, TOPR = -30 \text{ to } +85 ^{\circ}\text{C})$

, ,			,			,
PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	MAX.	UNIT
Address hold time	tah6		CSB	30		ns
Address setup time	tAS6		RS	0		ns
System cycle time	tCYC6		F	220		ns
Enable pulse width	tEW6			100		ns
Data setup time	tDS6		D7-D0	70		ns
Data hold time	tDH6		D7-D0	30		ns
Input signal rise and fall time	tr, tr		All of above pins		15	ns

 $(VDD = 2.4 \text{ to } 2.7 \text{ V}, TOPR = -30 \text{ to } +85 ^{\circ}\text{C})$


			· · · · · · · · · · · · · · · · · · ·		_	
PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	MAX.	UNIT
Address hold time	tah6		CSB	30		ns
Address setup time	tAS6		RS	0		ns
System cycle time	tcyc6		E	300		ns
Enable pulse width	tEW6			150		ns
Data setup time	tDS6		D7 D0	100		ns
Data hold time	tDH6		D7-D0	30		ns
Input signal rise and fall time	tr, tr		All of above pins		30	ns

 $(V_{DD} = 1.8 \text{ to } 2.4 \text{ V}, \text{TOPR} = -30 \text{ to } +85 ^{\circ}\text{C})$

PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	MAX.	UNIT
Address hold time	tah6		CSB	50		ns
Address setup time	tas6		RS	20		ns
System cycle time	tcyc6		Е	500		ns
Enable pulse width	t⊵w6			200		ns
Data setup time	tDS6		D7-D0	150		ns
Data hold time	tDH6		D7-D0	50		ns
Input signal rise and fall time	tr, tr		All of above pins		30	ns

NOTE: All the timings must be specified relative to 20% and 80% of VDD voltage.

(Read Timing)



(68-family Read Timing Characteristics)

 $(V_{DD} = 2.7 \text{ to } 3.3 \text{ V}, \text{TOPR} = -30 \text{ to } +85 ^{\circ}\text{C})$

· , ,			,			,
PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	MAX.	UNIT
Address hold time	tah6		CSB	30		ns
Address setup time	tas6		RS	0		ns
System cycle time	tCYC6		_	400		ns
Enable pulse width	t∈w6		_	200		ns
Read data output delay	tRDD6	C: 15 pF	D7-D0		170	ns
Read data hold time	tRDH6	C∟ = 15 pF	00-70	10		ns
Input signal rise and fall time	tr, tr		All of above pins		15	ns

(VDD = 2.4 to 2.7 V, TOPR = -30 to +85 °C)


PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	MAX.	UNIT
Address hold time	tah6		CSB	30		ns
Address setup time	tas6		RS	0		ns
System cycle time	tCYC6		F	600		ns
Enable pulse width	t⊵w6		_	300		ns
Read data output delay	tRDD6	C: 15 pF	D7 D0		250	ns
Read data hold time	tRDH6	C∟ = 15 pF	D7-D0	10		ns
Input signal rise and fall time	tr, tr		All of above pins		30	ns

 $(VDD = 1.8 \text{ to } 2.4 \text{ V}, TOPR = -30 \text{ to } +85 ^{\circ}\text{C})$

			,			
PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	MAX.	UNIT
Address hold time	tah6		CSB	50		ns
Address setup time	tas6		RS	20		ns
System cycle time	tCYC6		F	800		ns
Enable pulse width	t⊵w6		E	400		ns
Read data output delay	tRDD6	C 15 55	D7 D0		350	ns
Read data hold time	tRDH6	C∟ = 15 pF	D7-D0	10		ns
Input signal rise and fall time	tn, tr		All of above pins		30	ns

 $\ensuremath{\text{NOTE}}$: All the timings must be specified relative to 20% and 80% of VDD voltage.

7.2.3. SERIAL INTERFACE TIMING



 $(V_{DD} = 2.4 \text{ to } 3.3 \text{ V}, \text{TOPR} = -30 \text{ to } +85 ^{\circ}\text{C})$


PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	MAX.	UNIT
Serial clock period	tcycs			1 000		ns
SCL "H" pulse width	tsHW		SCL	400		ns
SCL "L" pulse width	tsLw			400		ns
Address setup time	tass		RS	80		ns
Address hold time	tahs			80		ns
Data set up time	toss		SDA	400		ns
Data hold time	tDHS		SDA	400		ns
CSB to SCL time	tcss		CSB	80		ns
CSB hold time	tcsH			80		ns
Input signal rise and fall time	tr, tr		All of above pins		30	ns

 $(V_{DD} = 1.8 \text{ to } 2.4 \text{ V}, \text{TOPR} = -30 \text{ to } +85 \text{ }^{\circ}\text{C})$

			,			
PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	MAX.	UNIT
Serial clock period	tcycs			2 000		ns
SCL "H" pulse width	tsHW		SCL	800		ns
SCL "L" pulse width	tslw			800		ns
Address setup time	tass		50	160		ns
Address hold time	tahs		RS	160		ns
Data set up time	toss		SD4	800		ns
Data hold time	tDHS		SDA	800		ns
CSB to SCL time	tcss		CCD	160		ns
CSB hold time	tcsH		CSB	160		ns
Input signal rise and fall time	tr, tr		All of above pins		30	ns

 $\ensuremath{\text{NOTE}}$: All the timings must be specified relative to 20% and 80% of VDD voltage.

7.2.4. DISPLAY CONTROL TIMING



Input Timing Characteristics (Slave Mode)

 $(VDD = 2.4 \text{ to } 3.3 \text{ V}, TOPR = -30 \text{ to } +85 ^{\circ}\text{C})$

PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	MAX.	UNIT
LP "H" pulse width	t LPH W		LP	80		μs
LP "L" pulse width	t LPL W		LP	80		μs
FLM delay time	tDFLM		FLM	-1.0	1.0	μs
M delay time	tом		М	-1.0	1.0	μs
Input signal rise and fall time	tr, tr		All of above pins		15	ns

 $(VDD = 1.8 \text{ to } 2.4 \text{ V}, TOPR = -30 \text{ to } +85 ^{\circ}\text{C})$

PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	MAX.	UNIT
LP "H" pulse width	t LPH W		LP	80		μs
LP "L" pulse width	tlplw		LP	80		μs
FLM delay time	tDFLM		FLM	-1.0	1.0	μs
M delay time	tDM		М	-1.0	1.0	μs
Input signal rise and fall time	tr, tr		All of above pins		30	ns

Output Timing Characteristics (Master Mode)

(VDD = 2.4 to 3.3 V, TOPR = -3.4 Tops)	30 to	+85	°C)
--	-------	-----	-----


PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	MAX.	UNIT
FLM delay time	tDFLM	CL = 15 pF	FLM	10	1 000	ns
M delay time	tом	OL = 15 pr	М	10	1 000	ns

 $(VDD = 1.8 \text{ to } 2.4 \text{ V}, \text{ Topr} = -30 \text{ to } +85 ^{\circ}\text{C})$

PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PINS	MIN.	MAX.	UNIT
FLM delay time	tDFLM	0: 15 = 5	FLM	10	2 000	ns
M delay time	tDM	C∟ = 15 pF	M	10	2 000	ns

 $\ensuremath{\text{NOTE}}$: All the timings must be specified relative to 20% and 80% of VDD voltage.

7.2.5. MASTER CLOCK INPUT TIMING



 $(V_{DD} = 2.4 \text{ to } 3.3 \text{ V}, \text{TOPR} = -30 \text{ to } +85 \text{ }^{\circ}\text{C})$

PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PIN	MIN.	MAX.	UNIT
CK "H" pulse width	tckHW			10	32	μs
CK "L" pulse width	tcklw		СК	10	32	μs
Input signal rise and fall time	tr, tr				15	ns


 $(VDD = 1.8 \text{ to } 2.4 \text{ V}, TOPR = -30 \text{ to } +85 ^{\circ}C)$

PARAMETER	SYMBOL	CONDITIONS	APPLICABLE PIN	MIN.	MAX.	UNIT
CK "H" pulse width	tckHW			10	32	μs
CK "L" pulse width	tcklw		СК	10	32	μs
Input signal rise and fall time	tr, tr				30	ns


 $\ensuremath{\text{NOTE}}$: All the timings must be specified relative to 20% and 80% of VDD voltage.

8. CONNECTION EXAMPLES OF REPRESENTATIVE APPLICATIONS


(a) Connection to The 80-family MPU



(b) Connection to The 68-family MPU




(c) Connection to The MPU with Serial Interface



* When connecting multiple LH155Ls, input to each CSB pin by varying the decoder conditions of address signals.

9. PACKAGE (Unit : mm)



UPILEX is a trademark of UBE INDUSTRIES, LTD..