INTEGRATED CIRCUITS

DATA SHEET

Xilinx has acquired the entire Philips CoolRunner Low Power CPLD Product Family. For more technical or sales information, please see: www.xilinx.com

XCR3128 128 macrocell CPLD

Product specification Supersedes data of 1997 Aug 12 IC27 Data Handbook 1998 Jul 23

Philips Semiconductors





128 macrocell CPLD

XCR3128

Xilinx has acquired the entire Philips CoolRunner Low Power CPLD Product Family. For more technical or sales information, please see: www.xilinx.com

FEATURES

- Industry's first TotalCMOS™ PLD both CMOS design and process technologies
- Fast Zero Power (FZP™) design technique provides ultra-low power and very high speed
- IEEE 1149.1-compliant, JTAG Testing Capability
 - 4 pin JTAG interface (TCK, TMS, TDI, TDO)
 - IEEE 1149.1 TAP Controller
 - JTAG commands include: Bypass, Sample/Preload, Extest, Usercode, Idcode, HighZ
- 3.3 Volt, In-System Programmable (ISP) using the JTAG interface
 - On-chip supervoltage generation
 - ISP commands include: Enable, Erase, Program, Verify
 - Supported by multiple ISP programming platforms
- High speed pin-to-pin delays of 10ns
- Ultra-low static power of less than 100μA
- Dynamic power that is 70% lower at 50MHz than competing devices
- 100% routable with 100% utilization while all pins and all macrocells are fixed
- Deterministic timing model that is extremely simple to use
- 4 clocks with programmable polarity at every macrocell
- Support for asynchronous clocking
- Innovative XPLA™ architecture combines high speed with extreme flexibility
- 1000 erase/program cycles guaranteed
- 20 years data retention guaranteed
- Logic expandable to 37 product terms
- PCI compliant
- Advanced 0.5μ E²CMOS process
- Security bit prevents unauthorized access
- Design entry and verification using industry standard and Philips CAE tools
- Reprogrammable using industry standard device programmers
- Innovative Control Term structure provides either sum terms or product terms in each logic block for:
 - Programmable 3-State buffer
 - Asynchronous macrocell register preset/reset
- Programmable global 3-State pin facilitates 'bed of nails' testing without using logic resources
- Available in PLCC, TQFP, and PQFP packages
- Available in both Commercial and Industrial grades

Table 1. PZ3128 Features

	PZ3128				
Usable gates	4000				
Maximum inputs	100				
Maximum I/Os	96				
Number of macrocells	128				
Propagation delay (ns)	10.0				
Packages	84-pin PLCC, 100-pin PQFP, 100-pin TQFP, 128-pin LQFP, 160-pin PQFP				

DESCRIPTION

The PZ3128 CPLD (Complex Programmable Logic Device) is the third in a family of Fast Zero Power (FZP™) CPLDs from Philips Semiconductors. These devices combine high speed and zero power in a 128 macrocell CPLD. With the FZP™ design technique, the PZ3128 offers true pin-to-pin speeds of 10ns, while simultaneously delivering power that is less than 100µA at standby without the need for 'turbo bits' or other power down schemes. By replacing conventional sense amplifier methods for implementing product terms (a technique that has been used in PLDs since the bipolar era) with a cascaded chain of pure CMOS gates, the dynamic power is also substantially lower than any competing CPLD – 70% lower at 50MHz. These devices are the first TotalCMOS™ PLDs, as they use both a CMOS process technology and the patented full CMOS FZP™ design technique. For 5V applications, Philips also offers the high speed PZ5128 CPLD that offers these features in a full 5V implementation.

The Philips FZP™ CPLDs introduce the new patent-pending XPLA™ (eXtended Programmable Logic Array) architecture. The XPLA™ architecture combines the best features of both PLA and PAL™ type structures to deliver high speed and flexible logic allocation that results in superior ability to make design changes with fixed pinouts. The XPLA™ structure in each logic block provides a fast 10ns PAL™ path with 5 dedicated product terms per output. This PAL™ path is joined by an additional PLA structure that deploys a pool of 32 product terms to a fully programmable OR array that can allocate the PLA product terms to any output in the logic block. This combination allows logic to be allocated efficiently throughout the logic block and supports as many as 37 product terms on an output. The speed with which logic is allocated from the PLA array to an output is only 2.5ns, regardless of the number of PLA product terms used, which results in worst case tpD's of only 12.5ns from any pin to any other pin. In addition, logic that is common to multiple outputs can be placed on a single PLA product term and shared across multiple outputs via the OR array, effectively increasing design density.

The PZ3128 CPLDs are supported by industry standard CAE tools (Cadence, Mentor, Minc, Exemplar Logic, Synplicity, Synopsys, Synario, Viewlogic, MINC), using text (Abel, VHDL, Verilog) and/or schematic entry. Design verification uses industry standard simulators for functional and timing simulation. Development is supported on personal computer, Sparc, and HP platforms. Device fitting uses either MINC or Philips Semiconductors-developed tools.

The PZ3128 CPLD is electrically reprogrammable using industry standard device programmers from vendors such as Data I/O, BP Microsystems, SMS, and others. The PZ3128 also includes an industry-standard, IEEE 1149.1, JTAG interface through which in-system programming (ISP) and reprogramming of the device is supported.

PAL is a registered trademark of Advanced Micro Devices, Inc.

128 macrocell CPLD

PZ3128

ORDERING INFORMATION

ORDER CODE	DESCRIPTION	DESCRIPTION	DRAWING NUMBER
PZ3128-S10A84	84–pin PLCC, 10ns t _{PD}	Commercial temp range, 3.3 volt power supply, \pm 10%	SOT189-3
PZ3128-S12A84	84-pin PLCC, 12ns t _{PD}	Commercial temp range, 3.3 volt power supply, \pm 10%	SOT189-3
PZ3128-S15A84	84-pin PLCC, 15ns t _{PD}	Commercial temp range, 3.3 volt power supply, \pm 10%	SOT189-3
PZ3128IS12A84	84–pin PLCC, 12ns t _{PD}	Industrial temp range, 3.3 volt power supply, ± 10%	SOT189-3
PZ3128IS15A84	84-pin PLCC, 15ns t _{PD}	Industrial temp range, 3.3 volt power supply, ± 10%	SOT189-3
PZ3128-S10BB1	100-pin PQFP, 10ns t _{PD}	Commercial temp range, 3.3 volt power supply, ± 10%	SOT382-1
PZ3128-S12BB1	100-pin PQFP, 12ns t _{PD}	Commercial temp range, 3.3 volt power supply, \pm 10%	SOT382-1
PZ3128-S15BB1	100-pin PQFP, 15ns t _{PD}	Commercial temp range, 3.3 volt power supply, \pm 10%	SOT382-1
PZ3128IS12BB1	100-pin PQFP, 12ns t _{PD}	Industrial temp range, 3.3 volt power supply, ± 10%	SOT382-1
PZ3128IS15BB1	100-pin PQFP, 15ns t _{PD}	Industrial temp range, 3.3 volt power supply, ± 10%	SOT382-1
PZ3128-S10BP	100-pin TQFP, 10ns t _{PD}	Commercial temp range, 3.3 volt power supply, \pm 10%	SOT386-1
PZ3128-S12BP	100-pin TQFP, 12ns t _{PD}	Commercial temp range, 3.3 volt power supply, \pm 10%	SOT386-1
PZ3128-S15BP	100-pin TQFP, 15ns t _{PD}	Commercial temp range, 3.3 volt power supply, \pm 10%	SOT386-1
PZ3128IS12BP	100-pin TQFP, 12ns t _{PD}	Industrial temp range, 3.3 volt power supply, ± 10%	SOT386-1
PZ3128IS15BP	100-pin TQFP, 15ns t _{PD}	Industrial temp range, 3.3 volt power supply, ± 10%	SOT386-1
PZ3128-S10BE	128-pin LQFP, 10ns t _{PD}	Commercial temp range, 3.3 volt power supply, ± 10%	SOT425-1
PZ3128-S12BE	128-pin LQFP, 12ns t _{PD}	Commercial temp range, 3.3 volt power supply, \pm 10%	SOT425-1
PZ3128-S15BE	128-pin LQFP, 15ns t _{PD}	Commercial temp range, 3.3 volt power supply, \pm 10%	SOT425-1
PZ3128IS12BE	128-pin LQFP, 12ns t _{PD}	Industrial temp range, 3.3 volt power supply, ± 10%	SOT425-1
PZ3128IS15BE	128-pin LQFP, 15ns t _{PD}	Industrial temp range, 3.3 volt power supply, ± 10%	SOT425-1
PZ3128-S10BB2	160-pin PQFP, 10ns t _{PD}	Commercial temp range, 3.3 volt power supply, \pm 10%	SOT322-2
PZ3128-S12BB2	160-pin PQFP, 12ns t _{PD}	Commercial temp range, 3.3 volt power supply, \pm 10%	SOT322-2
PZ3128-S15BB2	160-pin PQFP, 15ns t _{PD}	Commercial temp range, 3.3 volt power supply, \pm 10%	SOT322-2
PZ3128IS12BB2	160-pin PQFP, 12ns t _{PD}	Industrial temp range, 3.3 volt power supply, ± 10%	SOT322-2
PZ3128IS15BB2	160-pin PQFP, 15ns t _{PD}	Industrial temp range, 3.3 volt power supply, ± 10%	SOT322-2

128 macrocell CPLD

PZ3128

XPLA™ ARCHITECTURE

Figure 1 shows a high level block diagram of a 128 macrocell device implementing the XPLA™ architecture. The XPLA™ architecture consists of logic blocks that are interconnected by a Zero-power Interconnect Array (ZIA). The ZIA is a virtual crosspoint switch. Each logic block is essentially a 36V16 device with 36 inputs from the ZIA and 16 macrocells. Each logic block also provides 32 ZIA feedback paths from the macrocells and I/O pins.

From this point of view, this architecture looks like many other CPLD architectures. What makes the CoolRunner™ family unique is what is inside each logic block and the design technique used to implement these logic blocks. The contents of the logic block will be described next.




Figure 1. Philips XPLA CPLD Architecture

128 macrocell CPLD

PZ3128

Logic Block Architecture

Figure 2 illustrates the logic block architecture. Each logic block contains control terms, a PAL array, a PLA array, and 16 macrocells. the 6 control terms can individually be configured as either SUM or PRODUCT terms, and are used to control the preset/reset and output enables of the 16 macrocells' flip-flops. The PAL array consists of a programmable AND array with a fixed OR array, while the PLA array consists of a programmable AND array with a programmable OR array. The PAL array provides a high speed path through the array, while the PLA array provides increased product term density.

Each macrocell has 5 dedicated product terms from the PAL array. The pin-to-pin t_{PD} of the PZ3128 device through the PAL array is 10ns. If a macrocell needs more than 5 product terms, it simply gets the additional product terms from the PLA array. The PLA array consists of 32 product terms, which are available for use by all 16 macrocells. The additional propagation delay incurred by a macrocell using 1 or all 32 PLA product terms is just 2.5ns. So the total pin-to-pin t_{PD} for the PZ3128 using 6 to 37 product terms is 12.5ns (10ns for the PAL + 2.5ns for the PLA).




Figure 2. Philips XPLA Logic Block Architecture

128 macrocell CPLD

PZ3128

Macrocell Architecture

Figure 3 shows the architecture of the macrocell used in the CoolRunner™ family. The macrocell consists of a flip-flop that can be configured as either a D or T type. A D-type flip-flop is generally more useful for implementing state machines and data buffering. A T-type flip-flop is generally more useful in implementing counters. All CoolRunner™ family members provide both synchronous and asynchronous clocking and provide the ability to clock off either the falling or rising edges of these clocks. These devices are designed such that the skew between the rising and falling edges of a clock are minimized for clocking integrity. There are 4 clocks available on the PZ3128 device. Clock 0 (CLK0) is designated as the "synchronous" clock and must be driven by an external source. Clock 1 (CLK1), Clock 2 (CLK2), and Clock 3 (CLK3) can either be used as a synchronous clock (driven by an external source) or as an asynchronous clock (driven by a macrocell equation). The timing for asynchronous clocks is different in that the t_{CO} time is extended by the amount of time that it takes for the signal to propagate through the array and reach the clock network, and the t_{SU} time is reduced. Please see the application note titled "Understanding CoolRunner Clocking Options" for more detail.

Two of the control terms (CT0 and CT1) are used to control the Preset/Reset of the macrocell's flip-flop. The Preset/Reset feature

for each macrocell can also be disabled. Note that the Power-on Reset leaves all macrocells in the "zero" state when power is properly applied. The other 4 control terms (CT2–CT5) can be used to control the Output Enable of the macrocell's output buffers. The reason there are as many control terms dedicated for the Output Enable of the macrocell is to insure that all CoolRunner™ devices are PCI compliant. The macrocell's output buffers can also be always enabled or disabled. All CoolRunner™ devices also provide a Global Tri-State (GTS) pin, which, when enabled and pulled Low, will 3-State all the outputs of the device. This pin is provided to support "In-Circuit Testing" or "Bed-of-Nails Testing".

There are two feedback paths to the ZIA: one from the macrocell, and one from the I/O pin. The ZIA feedback path before the output buffer is the macrocell feedback path, while the ZIA feedback path after the output buffer is the I/O pin ZIA path. When the macrocell is used as an output, the output buffer is enabled, and the macrocell feedback path can be used to feedback the logic implemented in the macrocell. When the I/O pin is used as an input, the output buffer will be 3-Stated and the input signal will be fed into the ZIA via the I/O feedback path, and the logic implemented in the buried macrocell can be fed back to the ZIA via the macrocell feedback path. It should be noted that unused inputs or I/Os should be properly terminated.




Figure 3. PZ3128 Macrocell Architecture

128 macrocell CPLD

PZ3128

Simple Timing Model

Figure 4 shows the CoolRunner™ Timing Model. The CoolRunner™ timing model looks very much like a 22V10 timing model in that there are three main timing parameters, including tpD, tgU, and tCO. In other competing architectures, the user may be able to fit the design into the CPLD, but is not sure whether system timing requirements can be met until after the design has been fit into the device. This is because the timing models of competing architectures are very complex and include such things as timing dependencies on the number of parallel expanders borrowed, sharable expanders, varying number of X and Y routing channels used, etc. In the XPLA™ architecture, the user knows up front whether the design will meet system timing requirements. This is due to the simplicity of the timing model.

TotalCMOS™ Design Technique for Fast Zero Power

Philips is the first to offer a TotalCMOS™ CPLD, both in process technology and design technique. Philips employs a cascade of CMOS gates to implement its Sum of Products instead of the traditional sense amp approach. This CMOS gate implementation allows Philips to offer CPLDs which are both high performance and low power, breaking the paradigm that to have low power, you must have low performance. Refer to Figure 5 and Table 2 showing the I_{DD} vs. Frequency of our PZ3128 TotalCMOS™ CPLD (data taken w/eight up/down, loadable 16 bit counters @ 3.3V, 25°C).




Figure 4. CoolRunner™ Timing Model




Figure 5. I_{DD} vs. Frequency @ V_{DD} = 3.3V, 25°C

Table 2. I_{DD} vs. Frequency

 $V_{DD} = 3.3V$

FREQUENCY (MHz)	0	1	20	40	60	80	100
Typical I _{DD} (mA)	.03	.06	12	24	35	46	63

128 macrocell CPLD

PZ3128

JTAG Testing Capability

JTAG is the commonly-used acronym for the Boundary Scan Test (BST) feature defined for integrated circuits by IEEE Standard 1149.1. This standard defines input/output pins, logic control functions, and commands which facilitate both board and device level testing without the use of specialized test equipment. BST provides the ability to test the external connections of a device, test the internal logic of the device, and capture data from the device during normal operation. BST provides a number of benefits in each of the following areas:

Testability

- Allows testing of an unlimited number of interconnects on the printed circuit board
- Testability is designed in at the component level
- Enables desired signal levels to be set at specific pins (Preload)
- Data from pin or core logic signals can be examined during normal operation

Reliability

- Eliminates physical contacts common to existing test fixtures (e.g., "bed-of-nails")
- Degradation of test equipment is no longer a concern
- Facilitates the handling of smaller, surface-mount components
- Allows for testing when components exist on both sides of the printed circuit board

Cost

- Reduces/eliminates the need for expensive test equipment
- Reduces test preparation time
- Reduces spare board inventories

The Philips PZ3128's JTAG interface includes a TAP Port and a TAP Controller, both of which are defined by the IEEE 1149.1 JTAG Specification. As implemented in the Philips PZ3128, the TAP Port includes four of the five pins (refer to Table 3) described in the JTAG

specification: TCK, TMS, TDI, and TDO. The fifth signal defined by the JTAG specification is TRST* (Test Reset). TRST* is considered an optional signal, since it is not actually required to perform BST or ISP. The Philips PZ3128 saves an I/O pin for general purpose use by not implementing the optional TRST* signal in the JTAG interface. Instead, the Philips PZ3128 supports the test reset functionality through the use of its power up reset circuit, which is included in all Philips CPLDs. The pins associated with the power up reset circuit should connect to an external pull-up resistor to keep the JTAG signals from floating when they are not being used.

In the Philips PZ3128, the four mandatory JTAG pins each require a unique, dedicated pin on the device. However, if JTAG and ISP are not desired in the end-application, these pins may instead be used as additional general I/O pins. The decision as to whether these pins are used for JTAG/ISP or as general I/O is made when the JEDEC file is generated. If the use of JTAG/ISP is selected, the dedicated pins are not available for general purpose use. However, unlike competing CPLD's, the Philips PZ3128 does allow the macrocell logic associated with these dedicated pins to be used as buried logic even when JTAG/ISP is selected. Table 4 defines the dedicated pins used by the four mandatory JTAG signals for each of the PZ3128 package types.

The JTAG specifications defines two sets of commands to support boundary-scan testing: high-level commands and low-level commands. High-level commands are executed via board test software on an a user test station such as automated test equipment, a PC, or an engineering workstation (EWS). Each high-level command comprises a sequence of low level commands. These low-level commands are executed within the component under test, and therefore must be implemented as part of the TAP Controller design. The set of low-level boundary-scan commands implemented in the Philips PZ3128 is defined in Table 5. By supporting this set of low-level commands, the PZ3128 allows execution of all high-level boundary-scan commands.

Table 3. JTAG Pin Description

PIN	NAME	DESCRIPTION
TCK	Test Clock Output	Clock pin to shift the serial data and instructions in and out of the TDI and TDO pins, respectively. TCK is also used to clock the TAP Controller state machine.
TMS	Test Mode Select	Serial input pin selects the JTAG instruction mode. TMS should be driven high during user mode operation.
TDI	Test Data Input	Serial input pin for instructions and test data. Data is shifted in on the rising edge of TCK.
TDO	Test Data Output	Serial output pin for instructions and test data. Data is shifted out on the falling edge of TCK. The signal is tri-stated if data is not being shifted out of the device.

Table 4. PZ3128 JTAG Pinout by Package Type

DEVICE -		(PIN NUMBER / MAG	CROCELL #)	
DEVICE	TCK	TMS	TDI	TDO
PZ3128				
84-pin PLCC	62 / 96 (F15)	23 / 48 (C15)	14 / 32 (B15)	71 / 112 (G15)
100-pin PQFP	64 / 96 (F15)	17 / 48 (C15)	6 / 32 (B15)	75 / 112 (G15)
100-pin TQFP	62 / 96 (F15)	15 / 48 (C15)	4 / 32 (B15)	73 / 112 (G15)
128-pin LQFP	82 / 96 (F15)	21 / 48 (C15)	8 / 32 (B15)	95 / 112 (G15)
160-pin PQFP	99 / 96 (F15)	22 / 48 (C15)	9 / 32 (B15)	112/ 112 (G15)

128 macrocell CPLD

PZ3128

Table 5. PZ3128 Low-Level JTAG Boundary-Scan Commands

INSTRUCTION (Instruction Code) Register Used	DESCRIPTION
Sample/Preload (0010) <i>Boundary–Scan Register</i>	The mandatory SAMPLE/PRELOAD instruction allows a snapshot of the normal operation of the component to be taken and examined. It also allows data values to be loaded onto the latched parallel outputs of the Boundary-Scan Shift-Register prior to selection of the other boundary-scan test instructions.
Extest (0000) Boundary-Scan Register	The mandatory EXTEST instruction allows testing of off-chip circuitry and board level interconnections. Data would typically be loaded onto the latched parallel outputs of Boundary-Scan Shift-Register using the Sample/Preload instruction prior to selection of the EXTEST instruction.
Bypass (1111) Bypass Register	Places the 1 bit bypass register between the TDI and TDO pins, which allows the BST data to pass synchronously through the selected device to adjacent devices during normal device operation. The Bypass instruction can be entered by holding TDI at a constant high value and completing an Instruction-Scan cycle.
Idcode (0001) Boundary-Scan Register	Selects the IDCODE register and places it between TDI and TDO, allowing the IDCODE to be serially shifted out of TDO. The IDCODE instruction permits blind interrogation of the components assembled onto a printed circuit board. Thus, in circumstances where the component population may vary, it is possible to determine what components exist in a product.
HighZ (0101) <i>Bypass Register</i>	The HIGHZ instruction places the component in a state in which <u>all</u> of its system logic outputs are placed in an inactive drive state (e.g., high impedance). In this state, an in-circuit test system may drive signals onto the connections normally driven by a component output without incurring the risk of damage to the component. The HighZ instruction also forces the Bypass Register between TDI and TDO.

3.3-Volt, In-System Programming (ISP)

ISP is the ability to reconfigure the logic and functionality of a device, printed circuit board, or complete electronic system before, during, and after its manufacture and shipment to the end customer. ISP provides substantial benefits in each of the following areas:

- Design
 - Faster time-to-market
 - Debug partitioning and simplified prototyping
 - Printed circuit board reconfiguration during debug
 - Better device and board level testing
- Manufacturing
 - Multi-Functional hardware
 - Reconfigurability for Test
 - Eliminates handling of "fine lead-pitch" components for programming
 - Reduced Inventory and manufacturing costs
 - Improved quality and reliability

Field Support

- Easy remote upgrades and repair
- Support for field configuration, re-configuration, and customization

The Philips PZ3128 allows for 3.3-Volt, in-system programming/reprogramming of its EEPROM cells via its JTAG interface. An on-chip charge pump eliminates the need for externally-provided supervoltages, so that the PZ3128 may be easily programmed on the circuit board using only the 3.3-volt supply required by the device for normal operation. A set of low-level ISP basic commands implemented in the PZ3128 enable this feature. The ISP commands implemented in the Philips PZ3128 are specified in Table 6. Please note that an ENABLE command must precede all ISP commands **unless** an ENABLE command has already been given for a preceding ISP command **and** the device has not gone through a Test-Logic/Rest TAP Controller State.

Table 6. Low Level ISP Commands

INSTRUCTION (Register Used)	INSTRUCTION CODE	DESCRIPTION
Enable (ISP Shift Register)	1001	Enables the Erase, Program, and Verify commands. Using the ENABLE instruction before the Erase, Program, and Verify instructions allows the user to specify the outputs the device using the JTAG Boundary-Scan SAMPLE/PRELOAD command.
Erase (ISP Shift Register)	1010	Erases the entire EEPROM array. The outputs during this operation can be defined by user by using the JTAG SAMPLE/PRELOAD command.
Program (ISP Shift Register)	1011	Programs the data in the ISP Shift Register into the addressed EEPROM row. The outputs during this operation can be defined by user by using the JTAG SAMPLE/PRELOAD command.
Verify (ISP Shift Register)	1100	Transfers the data from the addressed row to the ISP Shift Register. The data can then be shifted out and compared with the JEDEC file. The outputs during this operation can be defined by user by using the JTAG SAMPLE/PRELOAD command.

128 macrocell CPLD

PZ3128

JTAG and ISP Interfacing

A number of industry-established methods exist for JTAG/ISP interfacing with CPLD's and other integrated circuits. The Philips PZ3128 supports the following methods:

- PC Parallel Port
- Workstation or PC Serial Port
- Embedded Processor

High-End JTAG and ISP Tools

Automated Test Equipment

Third party Programmers

A Boundary-Scan Description Language (BSDL) description of the PZ3128 is also available from Phillips for use in test program development. For more details on ITAG and ISP for the PZ3128

PZ3128 is also available from Philips for use in test program development. For more details on JTAG and ISP for the PZ3128, refer to the related application note: JTAG and ISP in Philips CPLDs.

Table 7. Programming Specifications

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
DC Paramet	ers	•	•	•
V _{CCP}	V _{CC} supply program/verify	3.0	3.6	V
I _{CCP}	I _{CC} limit program/verify		200	mA
V _{IH}	Input voltage (High)	2.0		٧
V _{IL}	Input voltage (Low)		0.8	٧
V _{SOL}	Output voltage (Low)		0.5	٧
V _{SOH}	Output voltage (High)	2.4		٧
TDO_l _{OL}	Output current (Low)	8		mA
TDO_l _{OH}	Output current (High)	-8		mA
AC Paramet	ters			
f _{MAX}	CLK maximum frequency	10		MHz
PWE	Pulse width erase	100		ms
PWP	Pulse width program	10		ms
PWV	Pulse width verify	10		μs
INIT	Initialization time	100		μs
TMS_SU	TMS setup time before TCK ↑	10		ns
TDI_SU	TDI setup time before TCK ↑	10		ns
TMS_H	TMS hold time after TCK ↑	25		ns
TDI_H	TDI hold time after TCK ↑	25		ns
TDO_CO	TDO valid after TCK ↓		40	ns

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V_{DD}	Supply voltage ²	-0.5	7.0	٧
VI	Input voltage	-1.2	V _{DD} +0.5	٧
V _{OUT}	Output voltage	-0.5	V _{DD} +0.5	V
I _{IN}	Input current	-30	30	mA
l _{OUT}	Output current	-100	100	mA
T_J	Maximum junction temperature	-40	150	°C
T_{str}	Storage temperature	-65	150	°C

NOTES:

OPERATING RANGE

PRODUCT GRADE	TEMPERATURE VOLTAGE		
Commercial	0 to +70°C	3.3 ±10% V	
Industrial	−40 to +85°C	3.3 ±10% V	

[.] Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other condition above those indicated in the operational and programming specification is not implied.

^{2.} The chip supply voltage must rise monotonically.

128 macrocell CPLD

PZ3128

DC ELECTRICAL CHARACTERISTICS FOR COMMERCIAL GRADE DEVICES

Commercial: $0^{\circ}C \le T_{amb} \le +70^{\circ}C$; $3.0V \le V_{DD} \le 3.6V$

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	MAX.	UNIT
V_{IL}	Input voltage low	V _{DD} = 3.0V		0.8	V
V _{IH}	Input voltage high	V _{DD} = 3.6V	2.0		V
VI	Input clamp voltage	$V_{DD} = 3.0V, I_{IN} = -18mA$		-1.2	V
V _{OL}	Output voltage low	$V_{DD} = 3.0V, I_{OL} = 8mA$		0.5	V
V _{OH}	Output voltage high	$V_{DD} = 3.0V, I_{OH} = -8mA$	2.4		V
l _l	Input leakage current	$V_{IN} = 0$ to V_{DD}	-10	10	μА
loz	3-Stated output leakage current	$V_{IN} = 0$ to V_{DD}	-10	10	μА
I _{DDQ} 1	Standby current	V _{DD} = 3.6V, T _{amb} = 0°C		60	μΑ
I _{DDD} 1, 2	Dynamic current	V _{DD} = 3.6V, T _{amb} = 0°C @ 1MHz		2	mA
יטטטי –	Dynamic current	V _{DD} = 3.6V, T _{amb} = 0°C @ 50MHz		50	mA
los	Short circuit output current ³	1 pin at a time for no longer than 1 second	-50	-100	mA
C _{IN}	Input pin capacitance ³	T _{amb} = 25°C, f = 1MHz		8	pF
C _{CLK}	Clock input capacitance ³	T _{amb} = 25°C, f = 1MHz	5	12	pF
C _{I/O}	I/O pin capacitance ³	T _{amb} = 25°C, f = 1MHz		10	pF

NOTES:

- See Table 2 on page 7 for typical values.
- This parameter measured with a 16-bit, loadable up/down counter loaded into every logic block, with all outputs disabled and unloaded.
 Inputs are tied to V_{DD} or ground. This parameter guaranteed by design and characterization, not testing.

3. Typical values, not tested.

AC ELECTRICAL CHARACTERISTICS¹ FOR COMMERCIAL GRADE DEVICES

Commercial: $0^{\circ}C \le T_{amb} \le +70^{\circ}C$; $3.0V \le V_{DD} \le 3.6V$

SYMBOL	PARAMETER	1	0	1	2	1	5	UNIT
STWIBOL	FARAWLILI	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	ONIT
t _{PD_PAL}	Propagation delay time, input (or feedback node) to output through PAL	2	10	2	12	2	15	ns
t _{PD_PLA}	Propagation delay time, input (or feedback node) to output through PAL & PLA	3	12.5	3	14.5	3	17.5	ns
tco	Clock to out (global synchronous clock from pin)	2	7	2	8	2	9	ns
t _{SU_PAL}	Setup time (from input or feedback node) through PAL	6		7		8		ns
t _{SU_PLA}	Setup time (from input or feedback node) through PAL + PLA	8.5		9.5		10.5		ns
t _H	Hold time		0		0		0	ns
t _{CH}	Clock High time	3		4		4		ns
t _{CL}	Clock Low time	3		4		4		ns
t _R	Input Rise time		20		20		20	ns
t _F	Input Fall time		20		20		20	ns
f _{MAX1}	Maximum FF toggle rate ² 1/(t _{CH} + t _{CL})	167		125		125		MHz
f _{MAX2}	Maximum internal frequency ² 1/(t _{SUPAL} + t _{CF})	87		74		65		MHz
f _{MAX3}	Maximum external frequency ² 1/(t _{SUPAL} + t _{CO})	77		66		59		MHz
t _{BUF}	Output buffer delay time		1.5		1.5		1.5	ns
tPDF_PAL	Input (or feedback node) to internal feedback node delay time through PAL	2	0.5	2	10.5	2	13.5	ns
t _{PDF_PLA}	Input (or feedback node) to internal feedback node delay time through PAL+PLA	3	11	3	13	3	16	ns
t _{CF}	Clock to internal feedback node delay time		5.5		6.5		7.5	ns
t _{INIT}	Delay from valid V _{DD} to valid reset		50		50		50	μs
t _{ER}	Input to output disable ³		12.5		14		17	ns
t _{EA}	Input to output valid		12.5		14		17	ns
t _{RP}	Input to register preset		14		16		19	ns
t _{RR}	Input to register reset		14		16		19	ns

128 macrocell CPLD

PZ3128

NOTES:

- Specifications measured with one output switching. See Figure 6 and Table 8 for derating.
- 2. This parameter guaranteed by design and characterization, not by test. 3. Output $C_L = 5pF$.

DC ELECTRICAL CHARACTERISTICS FOR INDUSTRIAL GRADE DEVICES

 $-40^{\circ}\text{C} \le \text{T}_{amb} \le +85^{\circ}\text{C}$; $3.0\text{V} \le \text{V}_{DD} \le 3.6\text{V}$

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	MAX.	UNIT
V _{IL}	Input voltage low	$V_{DD} = 3.0V$		0.8	V
V _{IH}	Input voltage high	V _{DD} = 3.6V	2.0		V
VI	Input clamp voltage	$V_{DD} = 3.0V, I_{IN} = -18mA$		-1.2	V
V _{OL}	Output voltage low	$V_{DD} = 3.0V, I_{OL} = 8mA$		0.5	V
V _{OH}	Output voltage high	$V_{DD} = 3.0V, I_{OH} = -8mA$	2.4		V
lį	Input leakage current	$V_{IN} = 0 \text{ to } V_{DD}$	-10	10	μΑ
loz	3-Stated output leakage current	$V_{IN} = 0 \text{ to } V_{DD}$	-10	10	μΑ
I _{DDQ} 1	Standby current	$V_{DD} = 3.6V, T_{amb} = -40^{\circ}C$		75	μΑ
I _{DDD} 1, 2	Dynamic current	V _{DD} = 3.6V, T _{amb} = -40°C @ 1MHz		2	mA
יטטטי –	Dynamic current	$V_{DD} = 3.6V$, $T_{amb} = -40$ °C @ 50MHz		50	mA
los	Short circuit output current ³	1 pin at a time for no longer than 1 second	-50	-130	mA
C _{IN}	Input pin capacitance ³	T _{amb} = 25°C, f = 1MHz		8	pF
C _{CLK}	Clock input capacitance ³	T _{amb} = 25°C, f = 1MHz	5	12	pF
C _{I/O}	I/O pin capacitance ³	T _{amb} = 25°C, f = 1MHz		10	pF

NOTES:

- See Table 2 on page 7 for typical values.
- Gee Table 2 on page 7 for typical values.
 This parameter measured with a 16-bit, loadable up/down counter loaded into every logic block, with all outputs DISabled and unloaded. Inputs are tied to V_{DD} or ground. This parameter guaranteed by design and characterization, not testing.
 Typical values, not tested.

AC ELECTRICAL CHARACTERISTICS¹ FOR INDUSTRIAL GRADE DEVICES

-40°C $\leq T_{amb} \leq +85$ °C; $3.0V \leq V_{DD} \leq 3.6V$

SYMBOL	PARAMETER	1	2	1	5	UNIT
STIVIBOL	FARANIETER	MIN.	MAX.	MIN.	MAX.	l OMIT
t _{PD_PAL}	Propagation delay time, input (or feedback node) to output through PAL	2	12	2	15	ns
t _{PD_PLA}	Propagation delay time, input (or feedback node) to output through PAL & PLA	3	14.5	3	17.5	ns
tco	Clock to out (global synchronous clock from pin)	2	7.5	2	9	ns
t _{SU_PAL}	Setup time (from input or feedback node) through PAL	7		8		ns
tsu_pla	Setup time (from input or feedback node) through PAL + PLA	9.5		10.5		ns
t _H	Hold time		0		0	ns
tсн	Clock High time	3		4		ns
t _{CL}	Clock Low time	3		4		ns
t _R	Input Rise time		20		20	ns
t _F	Input Fall time		20		20	ns
f _{MAX1}	Maximum FF toggle rate ² 1/(t _{CH} + t _{CL})	167		125		MHz
f _{MAX2}	Maximum internal frequency ² 1/(t _{SUPAL} + t _{CF})	77		65		MHz
f _{MAX3}	Maximum external frequency ² 1/(t _{SUPAL} + t _{CO})	69		59		MHz
t _{BUF}	Output buffer delay time		1.5		1.5	ns
tPDF_PAL	Input (or feedback node) to internal feedback node delay time through PAL	2	10.5	2	13.5	ns
tPDF_PLA	Input (or feedback node) to internal feedback node delay time through PAL+PLA	3	13	3	16	ns
t _{CF}	Clock to internal feedback node delay time		6		7.5	ns
t _{INIT}	Delay from valid V_{DD} to valid reset		50		50	μs
t _{ER}	Input to output disable ³		13		15.5	ns
t _{EA}	Input to output valid		13		15.5	ns
t _{RP}	Input to register preset		15		17	ns
t _{RR}	Input to register reset		15		17	ns

- Specifications measured with one output switching. See Figure 6 and Table 8 for derating. This parameter guaranteed by design and characterization, not by test.


Output C_L = 5pF.

1998 Jul 23 12

128 macrocell CPLD

PZ3128

SWITCHING CHARACTERISTICS







Figure 6. t_{PD_PAL} vs. Outputs Switching

Table 8. t_{PD_PAL} vs. Number of Outputs Switching $V_{DD} = 3.3V$

NUMBER OF OUTPUTS	1	2	4	8	12	16
Typical (ns)	7.9	8	8.1	8.3	8.4	8.6

VOLTAGE WAVEFORM




128 macrocell CPLD


PZ3128

PIN DESCRIPTIONS

84-Pin Plastic Leaded Chip Carrier




100-Pin Plastic Quad Flat Package




128 macrocell CPLD

PZ3128

100-Pin Thin Quad Flat Package




128-Pin Low Profile Quad Flat Package



128 macrocell CPLD

PZ3128

160-Pin Plastic Quad Flat Package



Package Thermal Characteristics

Philips Semiconductors uses the Temperature Sensitive Parameter (TSP) method to test thermal resistance. This method meets Mil-Std-883C Method 1012.1 and is described in Philips 1995 IC Package Databook. Thermal resistance varies slightly as a function of input power. As input power increases, thermal resistance changes approximately 5% for a 100% change in power.

Figure 7 is a derating curve for the change in Θ_{JA} with airflow based on wind tunnel measurements. It should be noted that the wind flow dynamics are more complex and turbulent in actual applications than in a wind tunnel. Also, the test boards used in the wind tunnel contribute significantly to forced convection heat transfer, and may not be similar to the actual circuit board, especially in size.

Package	Θ_{JA}
84-pin PLCC	32.8°C/W
100-pin PQFP	41.2°C/W
100-pin TQFP	47.4°C/W
128-pin LQFP	45.0°C/W
160-pin PQFP	31.9°C/W





Figure 7. Average Effect of Airflow on Θ_{JA}

128 macrocell CPLD

PZ3128

PLCC84: plastic leaded chip carrier; 84 leads; pedestal

SOT189-3



UNIT	A	A ₁ min.	A ₃	A ₄ max.	Ьp	b ₁	D ⁽¹⁾	E ⁽¹⁾	e	e _D	еE	НD	HE	k	Øj	Lp	v	*	у	Z _D ⁽¹⁾ max.	Z _E ⁽¹⁾ max.	β
mm	4.57 4.19	0.13	0.25	3.05	0.53 0.33			29.41 29.21	1.27	28.70 27.69	28.70 27.69	30.35 30.10	30.35 30.10	1.22 1.07	15.34 15.19		0.18	0.18	0.10	2.06	2.06	4E 0
inche	0.180 0.165	0.005	0.01	0.12	0.021 0.013	0.032 0.026	1.158 1.150	1.158 1.150	0.05	1.130 1.090	1.130 1.090	1.195 1.185	1.195 1.185	0.048 0.042	0.057 0.040	0.057 0.040	0.007	0.007	0.004	0.081	0.081	40

Note

1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.


OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT189-3		MO-047AF		(92-11-17 95-02-25

1998 Jul 23 17

Powered by ICminer.com Electronic-Library Service CopyRight 2003


128 macrocell CPLD

PZ3128




128 macrocell CPLD

PZ3128



128 macrocell CPLD

PZ3128




Product specification Philips Semiconductors

128 macrocell CPLD

PZ3128

QFP160: plastic quad flat package;

160 leads (lead length 1.6 mm); body 28 x 28 x 3.4 mm; high stand-off height SOT322-2



UNIT	A max.	A ₁	A ₂	A ₃	bp	O	D ⁽¹⁾	E ⁽¹⁾	е	H _D	HE	L	Lp	O	v	w	у	Z _D ⁽¹⁾	Z _E ⁽¹⁾	θ
mm	3.95	0.40 0.25	3.70 3.15	0.25	0.38 0.22	0.23 0.13	28.1 27.9	28.1 27.9	0.65	31.45 30.95	31.45 30.95	1.6	0. 95 0. 65	1.70 1.55	0.3	0.15	0.1	1.5 1.1	1.5 1.1	7° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT322-2		MO 112DD1			95-02-04 96-03-14

1998 Jul 23 21