

32K x 32 SRAM MODULE

PUMA 2S1000 - 020/025/35/45

11403 West Bernado Court, Suite 100, San Diego, CA 92127. Tel No: (619) 674 2233, Fax No: (619) 674 2230

Issue 4.3: November 1998

Description


The PUMA 2S1000 is a 1Mbit high speed static RAM organised as 32K x 32 in a 66 pin ceramic PGA package. Access times of 20ns, 25ns, 35ns or 45ns are available. The device has a user configurable output width by 8 ,16 or 32 bits, and features a low power standby mode with 3.0V battery back-up capability. The package includes on board decoupling capacitors and is suitable for thermal ladder operations.

It may be screened in accordance with MIL-STD-883.

1,048,576 bit CMOS High Speed Static RAM

Features

- Very Fast Access times of 20/25/35/45 ns.
- User Configurable as 8 / 16 / 32 bit wide output.
- Operating Power 1.6 W (max) 8 bit
- Low Power Standby 44 mW (max) L Version
- Upgradeable Package.
- · Package Suitable for Thermal Ladder Applications.
- · On board decoupling capacitors.
- · Low voltage data retention.
- May be screened in accordance with MIL-STD-883.



Pin Definition

010 4 33 6 14 6 12 7 12 8 12 8 12 8 12 8 12 8 12 8 12 8	② 15 ② 15 ② 15 ② 15 ② 15 ② 15 ② 15 ② 15	VIEW FROM ABOVE	3 4 9 5 5 6 8 4 8 2 9 5 9 5 9 5 9 5 9 5 9 5 9 5 9 5 9 5 9	\$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$	6 3 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5
D1 (1) D2			D17 (44) D18	GND ⑤ D19	D21 66 D20

Pin Functions

A0~A14 Address Inputs
CS1~4 Chip Select
WE1~4 Write Enable
V_{cc} Power (+5V)

D0~D31 Data Inputs/Outputs
OE Output Enable
NC No Connect
GND Ground

PUMA 2S1000 - 25/35/45 ISSUE 4.3: November 1998

DCOPERATING CONDITIONS

Absolute Maximum Ratings (1)			
•	************		
Voltage on any pin relative to $V_{\text{SS}}^{\text{(2)}}$	$V_{\scriptscriptstyle au}$	-0.5V to +7.0	V
Power Dissipation	P_{\scriptscriptstyleT}	4	W
Storage Temperature	T_{STG}	-65 to +150	°C

Notes:

(1)Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2) Pulse width: - 3.0V for less than 10ns.

Recommended Operat	ing Condit	ions				
Parameter	Symbol	min	<i>typ</i> ⁽¹⁾	max	Unit	
Supply Voltage	V _{cc}	4.5	5.0	5.5	V	
Input High Voltage	$V_{_{\mathrm{IH}}}$	2.2	-	V_{cc} +0.5	V	
Input Low Voltage	$V_{_{\rm IL}}$	-0.5	-	8.0	٧	
Operating Temperature	T_{A}	0	-	70	°C	
	T_{Al}	-40	-	85	°C	(Isuffixl)
	T _{AM}	-55	-	125	°C	(M, MB suffix)

DC Electrical Characte	ristics (V_{\odot}	_c =5V±1	0%,T _A =-55 C to +125°C)				
Parameter	S	ymbol	Test Condition	min	<i>typ</i> ⁽¹⁾	max	Unit
I/P Leakage Current		I _{LI1}	V_{IN} =0V to V_{CC}	-8	-	8	μΑ
Output Leakage Current	8 bit	I_{LO}	$\overline{\text{CS}}^{(2)} = V_{\text{IH}} \text{ or } \overline{\text{OE}} = V_{\text{IH}}, V_{\text{I/O}} = 0 \text{ V to } V_{\text{CC}}, \overline{\text{WE}}^{(2)} = V_{\text{II}}$	-8	-	8	μΑ
Average Supply Current	32 bit	I _{CC32}	$\overline{\text{CS}}^{(2)} = V_{\text{IL}}$, Min. cycle, $I_{\text{I/O}} = 0$ mA, 100% Duty.	-	-	660	mA
	16 bit	I _{CC16}	As above	-	-	410	mΑ
	8 bit	I _{CC8}	As above	-	-	285	mΑ
Standby Supply Current	∏L	$I_{_{\mathrm{SB}}}$	$\overline{CS}^{(2)} = V_{IH}$, Min Cycle.	-	-	160	mA
-	L Version	I _{SB2}	$\overline{\text{CS}}^{(2)} \ge \text{V}_{\text{CC}} - 0.2 \text{V}, 0.2 \text{V} \ge \text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{V}$	-	-	8	mΑ
Output Voltage Low		V_{\scriptscriptstyleOL}	I _{OL} =8.0mA	-	-	0.4	V
Output Voltage High		V_{OH}	I _{OH} =-4.0mA	2.4	-	-	V

CS and WE above are accessed through CS1~4 and WE1~4 respectively. These inputs must be operated Notes: simultaneously for 32 bit mode, in pairs for 16 bit mode and singly for 8 bit mode.

Capacitance (V _{cc} =5V±10%, T _A =25	5°C)				
Parameter	Symbol	Test Condition	typ	max	Unit
Input Capacitance	C _{IN}	V _{IN} =0V	-	38	pF
I/O Capacitance:	C^{NO}	$V_{I/O} = 0V$	-	18	pF

Note: This parameter is calculated and not measured.

PUMA 2S1000-25/35/45 ISSUE 4.3: November 1998

Operating Modes

The Table below shows the logic inputs required to control the operating modes of each of the SRAMs on the PUMA 2S1000.

Mode	cs	ŌĒ	WE	V _{cc} Current	I/O Pin	Reference Cycle
Not Selected	1	Х	Х		HighZ	Power Down
OutputDisable	0	1	1	l _{cc}	HighZ	
Read	0	0	1	l _{cc}	D_OUT	Read Cycle
Write	0	Х	0	I _{cc}	D _{IN}	Write Cycle

$$1 = V_{IH}$$
, $X = Don't Care$


Note: $\overline{\text{CS}}$ is accessed through $\overline{\text{CS1-4}}$, and $\overline{\text{WE}}$ is accessed through $\overline{\text{WE1-4}}$. For correct operation, $\overline{\text{CS1-4}}$ must operate simultaneously for 32 bit operation, in pairs for 16 bit operation, or singly for 8 bit operation. $\overline{\text{WE1-4}}$ must also be operated in the same manner.

Low V_{cc} Data Retention Characteristics - L Version Only (V_{cc} = 5.0V±10%, T_A =-55°C to +125°C)								
Parameter	Symbol	Test Condition	min	typ	max	Unit		
V _{cc} for Data Retention	$V_{\mathtt{DR}}$	$\overline{\text{CS}} \ge \text{V}_{\text{CC}}$ -0.2V, $\text{V}_{\text{IN}} \ge 0$ V	2.0	-	5.5	V		
Data Retention Current	I _{CCDR1}	$V_{CC} = 2.0V, \overline{CS} \ge V_{CC} - 0.2V, V_{IN} \ge 0V$	-	-	8	mA		
-L Version	I I _{CCDR2}	As above	-	-	1.2	mA		
Chip Deselect to Data Retention Time	t _{CDR}	See Retention Waveform	0	-	-	ns		
Operation Recovery Time	t _R	See Retention Waveform	$\mathbf{t}_{\mathtt{RC}}$	-	-	ns		

Note: $\overline{\text{CS}}$ above is accessed through $\overline{\text{CS1}} \sim 4$.

ACTest Conditions

- * Input pulse levels: 0V to 3.0V
- * Input rise and fall times: 3ns
- * Input and Output timing reference levels: 1.5V
- * Output load: see diagram
- * V_{cc}=5V±10%



Output Load

ISSUE 4.3 : November 1998 PUMA 2S1000 - 25/35/45

ACOPERATING CONDITIONS


Read Cycle									
		20		25		35		45	
Parameter	Symbol	min ma	x mir	n max	min	max	min	max	Unit
Read Cycle Time	t _{rc}	20 -	25	-	35	-	45	-	ns
Address Access Time	t _{AA}	- 20		25	-	35	-	45	ns
Chip Select Access Time	$t_{\scriptscriptstyle{ACS}}$	- 20	-	25	-	35	-	45	ns
Output Enable to Output Valid	$t_{\scriptscriptstyle{OE}}$	- 9	-	12	-	15	-	20	ns
Output Hold from Address Change	t_{\scriptscriptstyleOH}	3 -	5	-	5	-	5	-	ns
Chip Selection to Output in Low Z	$t_{\scriptscriptstyle{CLZ}}$	3 -	6	-	6	-	6	-	ns
Output Enable to Output in Low Z	\mathbf{t}_{OLZ}	0 -	0	-	0	-	0	-	ns
Chip Deselection to Output in High Z	⁽³⁾ t _{CHZ}	0 8	0	12	0	15	0	20	ns
Output Disable to Output in High $Z^{(3)}$	\mathbf{t}_{OHZ}	0 8	0	12	0	15	0	20	ns

Write Cycle									
		20	2	25	3	35	4	5	
Parameter	Symbol	min max	min	max	min	max	min	max	Unit
Write Cycle Time	t_{wc}	20 -	25	-	35	-	45	-	ns
Chip Selection to End of Write	t_cw	13 -	20	-	30	-	40	-	ns
Address Valid to End of Write	t _{AW}	13 -	20	-	30	-	40	-	ns
Address Setup Time	t _{as}	0 -	0	-	0	-	0	-	ns
Write Pulse Width	t_{w_P}	13 -	15	-	20	-	25	-	ns
Write Recovery Time	t_{w_R}	0 -	0	-	0	-	0	-	ns
Write to Output in High Z	t_whz	0 8	0	15	0	18	0	20	ns
Data to Write Time Overlap	t_{\scriptscriptstyleDw}	10 -	20	-	20	-	20	-	ns
Data Hold from Write Time	\mathbf{t}_{DH}	0 -	0	-	0	-	0	-	ns
Output Active from End of Write	t_{ow}	0 -	5	-	5	-	5	-	ns




PUMA 2S1000-25/35/45 ISSUE 4.3: November 1998

Read Cycle 1 Timing Waveform (1)



Read Cycle 2 Timing Waveform (1) (2) (4)




Notes: (1) $\overline{\text{WE1}}^{-4}$ is High for Read Cycle.


- (2) Device is continuously selected, $\overline{CS1}\sim 4=V_{\parallel L}$.
- (3) t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.
- (4) $\overline{OE} = V_{\parallel}$.

ISSUE 4.3 : November 1998 PUMA 2S1000 - 25/35/45


Write Cycle No.1 Timing Waveform



Write Cycle No.2 Timing Waveform (5)



Data Retention Waveform



AC Write Characteristics Notes


- (1) A write occurs during the overlap $(t_{\underline{WP}})$ of a low \overline{CS} and a low \overline{WE} .
- (2) t_{WB} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.
- (3) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (4) If the $\overline{\text{CS}}$ low transition occurs simultaneously with the $\overline{\text{WE}}$ low transition or after the $\overline{\text{WE}}$ low transition, outputs remain in a high impedance state.
- (5) \overline{OE} is continuously low. ($\overline{OE}=V_{\parallel}$)
- (6) Dout is in the same phase as written data of this write cycle.
- (7) Dout is the read data of next address.
- (8) If \overline{CS} is low during this period, I/O pins are in the output state. Input signals out of phase must not be applied to I/O pins.
- (9) t_{WHZ} and t_{OHZ} is defined as the time at which the outputs achieve the open circuit conditions and is not referenced to output voltage levels. This parameter is sampled and not 100% tested.

CS and WE above refer to CS1~4 and WE1~4 respectively.

ISSUE 4.3: November 1998 PUMA 2S1000 - 25/35/45

PACKAGE DETAILS

66 Pin Ceramic PGA



Dimensions in mm (inches)

SCREENING


Military Screening Procedure

Module Screening Flow for high reliability product is in accordance with Mil-883 method 5004.

MB MODULE SCREENING FLOW						
SCREEN	TEST METHOD	LEVEL				
Visual and Mechanical						
External visual	2017 Condition B or manufacturers equivalent	100%				
Temperature cycle	1010 Condition C (10 Cycles, -65°C to +150°C)	100%				
Burn-In						
Pre-Burn-in electrical	Per applicable Device Specifications at T _A =+25°C	100%				
Burn-in	T _A =+125°C,160hrs minimum.	100%				
Final Electrical Tests	Per applicable Device Specification					
Static (DC)	a) @ T _A =+25°C and power supply extremes b) @ temperature and power supply extremes	100% 100%				
Functional	a) @ T _A =+25°C and power supply extremes b) @ temperature and power supply extremes	100% 100%				
Switching (AC)	a) @ T _A =+25°C and power supply extremes b) @ temperature and power supply extremes	100% 100%				
Percent Defective allowable (PDA)	Calculated at Post Burn-in at T _A =+25°C	10%				
Quality Conformance	Per applicable Device Specification	Sample				
External Visual	2009 Per vendor or customer specification	100%				

PUMA 2S1000-25/35/45 ISSUE 4.3: November 1998

ORDERING INFORMATION



Note

Although this data is believed to be accurate, the information contained herein is not intended to and does not create any warranty of merchantibility or fitness for a particular purpose.

Our products are subject to a constant process of development. Data may be changed at any time without notice. Products are not authorised for use as critical components in life support devices without the express written approval of a company director.