

CMOS 4-bit 1 Chip Microcomputer

Piggyback type

Description


CXP5010 is a CMOS 4-bit 1 chip microcomputer of piggyback/evaluator combined type which has been developed for functional evaluation of the CXP5014/5016.

Features

- It has compatibility of the instructions, functions, and pins with those of the CXP5014/5016.
- Instruction cycle
 - 3.8 μ s/4.19MHz (CXP5010)
 - 1.9 μ s/4.19MHz (CXP5010H)
- ROM capacity Maximum 8K bytes (EPROM 27C64 LCC/DIP)
- RAM capacity 288 \times 4 bits
- 32 general purpose I/O ports
- Fluorescent display tube controller/driver (Ables to display maximum 144 segments)
 - 1 to 16 digits dynamic scan display
 - Page mode/variable mode
 - Dimmer function
 - High tension proof output (40V)
 - Selection possible for incorporating pull-down resistance (mask option)
- 14-bit PWM output for D/A conversion
- Remote control receiving circuit
- 2 external interruption input pins (Except for QFP)
- 8-bit/4-bit variable serial I/O
- 8-bit timer, 8-bit timer/event counter and 18-bit time base timer, independently controlled
- Arithmetic and logical operations possible between the entire RAM area, I/O area and the accumulator by means of memory mapped I/O
- Reference to the entire ROM area is possible with the table look-up instruction
- 2 kinds of power down modes of sleep and stop
- Power on reset circuit (mask option)
- 64-pin ceramic SDIP/QFP

Package Outline

Unit : mm



Note) Mask options are determined according to the CXP5010 category.
For details refer to the product list.


Structure

Silicon gate CMOS IC

SONY reserves the right to change products and specifications without notice.
This information does not convey any license under patent rights of SONY corporation or others.

60178A - ST



Block Diagram



Pin Configuration Diagram (Top View)

Note 1) PESEL pin serves to switch the I/O signal of the socket on top of the package from interface with the evaluator (Eva mode) to interface with EPROM (Piggyback mode). Setting PESEL pin to H level brings Eva mode to enable the connection with the evaluator. Setting it to L level brings piggy mode to enable the mounting of EPROM. For QFP piggy-back this switching is executed on the evaluator side. All there is to change is the plugging of EVACAP and EPROM otherwise no special measure is required.

- 2) Do not make any connections to NC pin
 - 3) INT2 pin 58 SDIP can not be used with pin 64 QFP.



Absolute Maximum Ratings $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$, $V_{ss} = 0\text{V}$

Item	Symbol	Rating	Unit	Remarks
Power supply voltage	V_{DD}	-0.3 to +7.0	V	
Input voltage	V_{IN}	-0.3 to +7.0 ^{*1}	V	
Output voltage	V_{OUT}	-0.3 to +7.0 ^{*1}	V	
Display output voltage	V_{DD}	$V_{DD} - 40$ to $V_{DD} + 0.3$	V	As P channel transistor is open drain, V_{DD} voltage is determined as standard.
High level output current	I_{OH}	-10	mA	Other than display output pins ^{*2} : per pin
	I_{ODH1}	-15	mA	Display output S0 to S7 : per pin
	I_{ODH2}	-30	mA	Display output T0 to T7, T8/ S15 to T15/S8 : per pin
High level total output current	ΣI_{OH}	-40	mA	Total of other than display output pins
	ΣI_{ODH}	-60	mA	Total of display output pins
Low level output current	I_{OL}	17	mA	Port 1 pin
Low level total output current	ΣI_{OL}	50	mA	Entire pin total
Operating temperature	T_{opr}	-20 to +75	°C	
Storage temperature	T_{stg}	-55 to +150	°C	
Allowable power dissipation	P_D	1000	mW	SDIP
		600	mW	QFP

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should better take place under the recommended operation conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

*1) V_{IN} and V_{OUT} should not exceed $V_{DD} + 0.3\text{V}$.

*2) Specifies the output current of the general purpose I/O port PA to PF, PX0 to PX2, PY0 and PY1.

Recommended Operating Condition $V_{ss} = 0\text{V}$

Item	Symbol	Min.	Max.	Unit	Remarks
Power supply voltage	V_{DD}	4.5	5.5	V	Guaranteed range during operation
		3.5	5.5	V	Guaranteed data hold operation range during STOP
High level input voltage	V_{IH}	$0.7V_{DD}$	V_{DD}	V	
	V_{IHS}	$0.8V_{DD}$	V_{DD}	V	Hysteresis input ^{*1}
	V_{IHEX}	$V_{DD} - 0.4$	$V_{DD} + 0.3$	V	EXTAL pin ^{*2}
Low level input voltage	V_{IL}	0	$0.3V_{DD}$	V	
	V_{ILS}	0	$0.2V_{DD}$	V	Hysteresis input ^{*1}
	V_{ILEX}	-0.3	0.4	V	EXTAL pin ^{*2}
Operating temperature	T_{opr}	-20	+75	°C	

*1) They are the respective pins of INT1, INT2, PX0, PX3, PY2, PY3 and RST.

*2) Specified only during external clock input.

Electrical Characteristics**DC characteristics**

Ta = -20°C to +75°C, Vss = 0V

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
High level output voltage	V _{OH}	PA to PF PX0 to PX2	V _{DD} = 4.5V, I _{OH} = -0.5mA	4.0			V
		PY0, PY1 RST (V _{OL} only)	V _{DD} = 4.5V, I _{OH} = -1.2mA	3.5			V
Low level output voltage	V _{OL}		V _{DD} = 4.5V, I _{OL} = 1.8mA			0.4	V
			V _{DD} = 4.5V, I _{OL} = 3.6mA			0.6	V
Input current	I _{IH}	EXTAL	V _{DD} = 5.5V, V _{IR} = 5.5V	0.5		40	μA
	I _{ILE}		V _{DD} = 5.5V	-0.5		-40	μA
	I _{ILR}	RST **	V _{IL} = 0.4V	-1.5		-400	μA
High impedance I/O leakage current	I _{IZ}	PA to PF, PX0 to PX3, PY2, PY3, INT1, INT2, RST **	V _{DD} = 5.5V VI = 0, 5.5V			± 10	μA
Display output current	I _{OH}	S0 to S7	V _{DD} = 4.5V V _{OH} = V _{DD} - 2.5V	-7			mA
		S8/T15 to S15/ T8, T0 to T7		-15			mA
Open drain output leakage current (P-CH Tr OFF in state)	I _{OL}	S0 to S7, S8/T15 to S15/T8, T0 to T7	V _{DD} = 5.5V V _{OL} = V _{DD} - 35V			-20	μA
Pull-down resistance**	R _L	S0 to S7, S8/T15 to S15/T8, T0 to T7	V _{DD} = 5V V _{FDP} = V _{DD} - 35V	60		270	kΩ
Supply current**	I _{DD}	V _{DD}	Crystal oscillation (C ₁ = C ₂ = 22pF) of V _{DD} = 5.5V, 4.19MHz entire output pins open		5 (7)**	15 (20)**	mA
	I _{DDSP}		SLEEP mode		3 (5)**	9 (12)**	mA
	I _{DOS}		STOP mode			10	μA
Input capacity	C _{IN}	Other than S0 to S7, S8/T15 to S15/T8, T0 to T7, V _{ss} , V _{DD} pins	Clock 1MHz 0V other than the measured pins		10	20	pF

*1) In case the incorporated pull-down resistance has been selected with mask option.

*2) RST pin specifies the input current when the pull-up resistance is selected, and specifies leakage current when nonresistance is selected.

*3) Specifies the power supply current of the high speed version.

*4) However, except for EPROM power supply current.

AC Characteristics

(1) Clock timing

 $T_a = -20^\circ\text{C}$ to $+75^\circ\text{C}$, $V_{DD} = 4.5\text{V}$ to 5.5V , $V_{SS} = 0\text{V}$

Item	Symbol	Pin	Condition	Min.	Max.	Unit
System clock frequency	f_c	XTAL EXTAL	Fig. 1, Fig. 2	1	5	MHz
System clock input pulse width	t_{XL} t_{XH}	EXTAL	Fig. 1, Fig. 2 (External clock drive)	90		ns
System clock input rising and falling times	t_{CR} t_{CF}				200	ns
Event count clock input pulse width	t_{EL} t_{EH}	EC	Fig. 3	$t_{SYS}^{**} + 0.05$		μs
Event count clock input rising and falling times	t_{ER} t_{EF}	EC	Fig. 3		20	ms

*1) t_{SYS} in the standard version is $t_{SYS} = 16/f_c$ t_{SYS} in the high speed version is $t_{SYS} = 8/f_c$

Note) When adjusting the frequency accurately, there may be cases in which they may differ from Fig. 2.




Fig. 1 Clock timing




Fig. 2 Clock applying condition




Fig. 3 Event count clock timing

(2) Serial transfer

 $T_a = -20^{\circ}\text{C} \text{ to } +75^{\circ}\text{C}$, $V_{DD} = 4.5\text{V} \text{ to } 5.5\text{V}$, $V_{SS} = 0\text{V}$

Item	Symbol	Pin	Condition	Min.	Max.	Unit
Serial transfer clock (SC) cycle time	tkcy	SC	Input mode	$t_{sys}/4 + 1.42$		μs
			Output mode	t_{sys}		μs
Serial transfer clock (SC) high and low level widths	tKH tKL	SC	Input mode	$t_{sys}/8 + 0.7$		μs
			Output mode	$t_{sys}/2 - 0.1$		μs
Serial data input setup time (against SC \uparrow)	tsIK	SI	SC input mode	0.1		μs
			SC output mode	0.2		μs
Serial data input hold time (against SC \uparrow)	tKSI	SI	SC input mode	$t_{sys}/8 + 0.5$		μs
			SC output mode	0.1		μs
Data delay time from SC falling	tkSOA	SOA			$t_{sys}/8 + 0.5$	μs
	tkSOB	SOB			$t_{sys}/8 + 0.5$	μs


Note 1) t_{sys} in the standard version is $t_{sys} = 16/\text{fc}$ t_{sys} in the high speed version is $t_{sys} = 8/\text{fc}$ 2) The Load of data output delay is $50\text{pF} + 1\text{TTL}$ 

Fig. 4 Serial transfer timing

(3) Others

 $T_a = -20^\circ\text{C} \text{ to } +75^\circ\text{C}$, $V_{DD} = 4.5\text{V} \text{ to } 5.5\text{V}$, $V_{SS} = 0\text{V}$

Item	Symbol	Pin	Condition	Min.	Max.	Unit
External interruption high and low level widths	t_{I1H} , t_{I1L}	INT1	During edge detection mode	$t_{SYS} + 0.05$		μs
	t_{I2H} , t_{I2L}	INT2 ¹⁾		$t_{SYS} + 0.05$		μs
Reset input low level width	t_{RSL}	\overline{RST}		$2t_{SYS}$		μs
Wake-up input high level width	t_{WPH}	WP	STOP mode	500		ns
			SLEEP mode	$t_{SYS} + 0.05$		μs

Note) t_{SYS} in the standard version is $t_{SYS} = 16/\text{fc}$ t_{SYS} in the high speed version is $f_{SYS} = 8/\text{fc}$

*1) Specified only SDIP type.




Fig. 5 Interruption input timing




Fig. 6 Reset input timing





Fig. 7 Wake-up input timing

Power on reset * $T_a = -20^{\circ}\text{C}$ to $+75^{\circ}\text{C}$, $V_{ss} = 0\text{V}$

Item	Symbol	Pin	Condition	Min.	Max.	Unit
Power supply rising time	t_R	V_{DD}	Power on reset	0.05	50	ms
Power supply cut-off time	t_{OFF}		Repetitive power on reset	1		ms

* Specifies only when power on reset function is selected.



Raise the power supply smoothly.

Fig. 8 Power on reset

Notes on Application

See Fig. 9, Additive capacity calculation chart, when using the crystal oscillator and select the appropriate capacity.





Fig. 9 Crystal oscillation circuit additive capacity calculation chart

Note) The above chart shows a range in which the average quartz resonator has a relatively fast oscillation rising edge and stable characteristics. The capacity should be selected to correspond to the appropriate constant for each quartz resonator, should the frequency of the quartz resonator be accurately adjusted.

Fig. 10 shows recommended circuits and oscillators.

Use the trimmer capacitor to C1, in the case of accurate adjustment of the oscillation frequency.

**1. Main clock
4.19MHz**



Ceramic resonator

Manufacturer	Model	Frequency range(MHz)	C1(pF)	C2(pF)	Rd(Ω)
MURATA MFG CO., LTD.	CSA4.19MG040	4.19	100	100	—
	CSA4.19MGW040		built in	built in	—

Crystal oscillator

Manufacturer	Model	Frequency range(MHz)	C1(pF)	C2(pF)	Rd(Ω)
CITIZEN WATCH CO., LTD.	CSA309	4.19	10 (20 trimmer)	10	—
NIHON DEMPA KOGYO CO., LTD.	AT-51		15 (20 trimmer)	15	6.8k
KINSEKI LTD.	HC-49/U-S		22 (20 trimmer)	22	3.3k

Fig. 10 Recommended oscillation circuit

EPROM read timing $T_a = -20^{\circ}\text{C} \text{ to } +75^{\circ}\text{C}$, $V_{DD} = 4.5 \text{ to } 5.5\text{V}$, $V_{SS} = 0\text{V}$

Item	Symbol	Pin	Min.	Max.	Unit
Address → data input delay time	t_{ACC}	A0 to A12, I0 to I7		300	ns
Address → input holding time	t_{IH}	A0 to A12, I0 to I7	0		ns




Fig. 11 EPROM timing

Products List

Optional item	Mass product	CXP5010-E01AS CXP5010-P01AS	CXP5010-U01AQ	CXP5010H-E02AS CXP5010H-P02AS	CXP5010H-U02AQ
Package	64-pin plastics SDIP/QFP	64-pin ceramic SDIP	64-pin ceramic QFP	64-pin ceramic SDIP	64-pin ceramic QFP
ROM capacity	CXP5014 : 4K-byte CXP5016 : 6K-byte	EPROM 8K-byte	EPROM 8K-byte	EPROM 8K-byte	EPROM 8K-byte
Speed	Standard /High speed	Standard	Standard	High speed	High speed
Pull-up resistance of reset pin	Existent /non-existent	Existent	Existent	Existent	Existent
Remote control input polarity	Normal/inverse	Normal	Normal	Normal	Normal
High tension proof pull-down resistance	Existent /non-existent	Non-existent	Non-existent	Non-existent	Non-existent

Note) E01AS, E02AS ; Evaluator chip
 P01AS, P02AS ; Piggyback
 U01AQ, U02AQ ; Piggyback/evaluator is combined chips