

QL8x12A
pASIC 1 FAMILY
Very-High-Speed 1K (3K) Gate CMOS FPGA

April 1993


**pASIC
HIGHLIGHTS**

*...3000 total
available gates*

- ☒ Very-High-Speed, Flexible FPGA Architecture – ViaLink® metal-to-metal, low-resistance antifuse (<50 ohm) interconnect technology allows data path performance over 125 MHz with logic cell delays of under 2.5 ns.
- ☒ High Silicon Utilization – An 8-by-12 array of 96 logic cells provides 1000 usable “gate array” gates (3000 LCA/PLD gates). Automatic place-and-route tools complete designs using up to 100% of logic cells and I/Os.
- ☒ Cost-Reduced, Speed-Enhanced QL8x12 – Direct plug-in replacement. Existing QL8x12 design files can be converted using SpDE Revision 3.0 or later.
- ☒ Two dedicated, optimized clock networks – Ensure fanout independent clock skew across the chip of less than 500 ps.
- ☒ Low-Power, High-Output Drive – Stand-by current typically 2 mA. 16-bit counters operating at over 100 MHz consume less than 50 mA. Minimum IOL and IOH of 8 mA.
- ☒ Wide Package Selection – Available in plastic 44- and 68-lead PLCC, 100-pin Thin PQFP and hermetic Pin-Grid-Array packages.
- ☒ Volume Production Programming – Supported by QuickLogic gang-programming hardware, plus Data I/O and other third-party systems.

**QL8x12A
Block Diagram**

96 Logic Cells



■ = Up to 56 I/O cells, 6 Input high-drive cells, 2 Input/CLK (high-drive) cells.

QUICKLOGIC



PRODUCT SUMMARY


The QL8x12A is a member of the pASIC® 1 Family of very-high-speed CMOS user-programmable ASIC (pASIC) devices. The 96-logic cell field-programmable gate array (FPGA) offers up to 3000 total available, with 1000 typically usable "gate array" gates (equivalent to 3000 gate claims of CPLD or LCA vendors) of high-performance general-purpose logic in 44- and 68-pin PLCC packages, 68-pin hermetic PGA and 100-pin Thin PQFP.

Low-impedance, metal-to-metal, ViaLink interconnect technology provides nonvolatile custom logic capable of operating in the data path above 125 MHz. Logic cell delays under 2.5 ns, combined with input delays of under 3 ns and output delays under 4 ns, permit high-density programmable devices to be used with today's fastest CISC and RISC microprocessors.

Designs are entered into the QL8x12A using a pASIC Toolkit combining third-party general-purpose design entry and simulation tools with device-specific place and route and programming software. Ample on-chip routing channels are provided to allow fast, fully automatic place and route of designs using up to 100% of the logic and I/O cells.

FEATURES

- ☒ 56 Bidirectional Input/Output pins
- ☒ 8 Dedicated Input/High-Drive Clock pins
- ☒ Input + logic cell + output delays under 9 ns
- ☒ Chip-to-chip operating frequencies up to 85 MHz
- ☒ Internal state machine frequencies up to 100 MHz
- ☒ Clock skew <500 ps
- ☒ Input hysteresis provides high noise immunity
- ☒ Built-in scan path permits 100% factory testing of logic and I/O cells and functional testing with Automatic Test Vector Generation (ATVG) software after programming
- ☒ Ample routing tracks permit fully automatic place and route of designs using up to 100% of internal logic and I/O cells
- ☒ 68-pin PLCC compatible with CPLD 1800 and LCA 2064 industry-standard pinouts
- ☒ 1µ CMOS gate array process with ViaLink programming technology
- ☒ Cost-reduced, speed-enhanced version of the industry-standard QL8x12




QUICKLOGIC

pASIC

QL8x12A-1PL44C

5292 ZFD



QUICKLOGIC

pASIC

QL8x12A-1PL68C

5293 ZFD


Pins identified I/SCLK, SM, SO and SI are used during scan path testing operation.

68 CPGA

TOP VIEW



BOTTOM VIEW




CPGA 68 Function/Connector Pin

PIN	FUNC	PIN	FUNC	PIN	FUNC	PIN	FUNC
F1	IO	B7	I/SCLK	E11	IO	K5	I/(SI)
E10	IO	A7	I/CLK(SM)	E1	IO	L5	I/CLK
E2	IO	A6	I	F11	IO	L6	I/
K6	VCC	B5	I	G2	IO	K7	I/(SO)
D1	IO	B6	VCC	G10	IO	L4	IO
C2	IO	A8	IO	H11	IO	K4	IO
D2	IO	B8	IO	H10	IO	L3	IO
C1	IO	A9	IO	J11	IO	K3	IO
B1	IO	B9	IO	J10	IO	L2	IO
B11	IO	A10	IO	K11	IO	L10	IO
B10	IO	A2	IO	K1	IO	K10	IO
B3	IO	B2	IO	K2	IO	J2	IO
A3	IO	C10	IO	K9	IO	J1	IO
B4	IO	C11	IO	L9	IO	H2	IO
A4	IO	D10	IO	K8	IO	H1	IO
F2	GND	D11	IO	L8	IO	G1	IO
A5	IO	F10	GND	L7	IO	G11	IO



Pinout
Diagram
100-pin TQFP



ABSOLUTE MAXIMUM RATINGS

Supply Voltage	-0.5 to 7.0V
Input Voltage	-0.5 to VCC +0.5V
ESD Pad Protection	$\pm 2000\text{V}$
DC Input Current	$\pm 20\text{ mA}$
Latch-up Immunity	$\pm 100\text{ mA}$

Storage Temperature	
Ceramic	-65°C to + 150°C
Plastic	-40°C to + 125°C
Lead Temperature	300°C

OPERATING RANGE

Symbol	Parameter	Military		Industrial		Commercial		Unit
		Min	Max	Min	Max	Min	Max	
VCC	Supply Voltage	4.5	5.5	4.5	5.5	4.75	5.25	V
TA	Ambient Temperature	-55		-40	85	0	70	°C
TC	Case Temperature		125					°C
K	Delay Factor	-0 Speed Grade	0.39	1.82	0.4	1.67	0.46	1.55
		-1 Speed Grade	0.39	1.56	0.4	1.43	0.46	1.33
		-2 Speed Grade			0.4	1.35	0.46	1.25
		-3 Speed Grade					0.46	1.15

DC CHARACTERISTICS over operating range

Symbol	Parameter	Conditions	Min	Max	Unit
VIH	Input HIGH Voltage		2.0		V
VIL	Input LOW Voltage			0.8	V
VOH	Output HIGH Voltage	IOH = -4 mA	3.7		V
		IOH = -8 mA	2.4		V
		IOH = -10 μA	VCC-0.1		V
VOL	Output LOW Voltage	IOL = 8 mA		0.4	V
		IOL = 10 μA		0.1	V
II	Input Leakage Current	VI = VCC or GND	-10	10	μA
IOZ	3-State Output Leakage Current	VI = VCC or GND	-10	10	μA
CI	Input Capacitance [1]			10	pF
IOS	Output Short Circuit Current	VO = GND	-10	-80	mA
		VO = VCC	30	140	mA
ICC	Supply Current [2]	VI, VIO = VCC or GND		10	mA

Notes:

- [1] CI = 20 pF Max on I(SI)
- [2] For AC conditions use the formula described in Section 5 of the data book — Power vs Operating Frequency.
- [3] Clock buffer fanout refers to the maximum number of flip flops per half column. The number of half columns used does not affect clock buffer delay.
- [4] Worst case Propagation Delay times over process variation at VCC = 5.0V and TA = 25°C. Multiply by the appropriate Delay Factor, K, for speed grade, voltage and temperature settings as specified in the Operating Range. All inputs are TTL with 3 ns linear transition time between 0 and 3 volts.



AC CHARACTERISTICS at VCC = 5V, TA = 25°C (K = 1.00)

Logic Cell

Symbol	Parameter	Propagation Delays (ns) [4]				
		1	2	3	4	8
tPD	Combinatorial Delay [5]	2.4	2.9	3.5	4.0	6.1
tSU	Setup Time [5]	2.7	2.7	2.7	2.7	2.7
tH	Hold Time	0.0	0.0	0.0	0.0	0.0
tCLK	Clock to Q Delay	2.4	2.9	3.4	3.9	6.0
tCWHI	Clock High Time	2.0	2.0	2.0	2.0	2.0
tCWLO	Clock Low Time	2.0	2.0	2.0	2.0	2.0
tSET	Set Delay	3.4	4.0	4.6	5.1	7.4
tRESET	Reset Delay	3.6	4.0	4.5	5.0	6.9
tSW	Set Width	2.1	2.1	2.1	2.1	2.1
tRW	Reset Width	1.9	1.9	1.9	1.9	1.9

Input Cells

Symbol	Parameter	Propagation Delays (ns) [4]					
		1	2	3	4	6	8
tIN	High Drive Input Delay [7]	3.7	3.8	4.2	4.6	5.5	6.4
tIN!	High Drive Input, Inverting Delay [7]	3.5	3.6	4.0	4.4	5.3	6.2
tIO	Input Delay (bidirectional pad)	2.6	3.1	3.6	4.1	5.2	6.2
tGCK	Clock Buffer Delay [3]	3.6	3.7	3.8	3.9	4.1	
tGCKHI	Clock Buffer Min High [3]	3.4	3.4	3.4	3.4	3.4	
tGCKLO	Clock Buffer Min Low [3]	3.4	3.4	3.4	3.4	3.4	

Output Cell

Symbol	Parameter	Propagation Delays (ns) [3]				
		30	50	75	100	150
tOUTLH	Output Delay Low to High	2.7	3.4	4.2	5.1	6.8
tOUTHL	Output Delay High to Low	2.7	3.5	4.6	5.7	7.9
tPZH	Output Delay Tri-state to High	4.0	4.9	6.1	7.3	9.7
tPZL	Output Delay Tri-state to Low	3.6	4.2	5.0	5.8	7.3
tPHZ	Output Delay High to Tri-state [5]	2.9				
tPLZ	Output Delay Low to Tri-state [5]	3.3				

Notes:

- [5] These limits are derived from a representative selection of the slowest paths through the pASIC logic cell *including net delays*. Worst case delay values for specific paths should be determined from timing analysis of your particular design.
- [6] The following loads are used for tPXZ:
- [7] See High Drive Buffer Table for more information.




High Drive Buffer

Symbol	Parameter	# High Drives Wired Together	Propagation Delays (ns) [4]				
			12	24	48	72	96
tIN	High Drive Input Delay	1	7.9	11.2			
		2		8.0	9.7		
		3			8.6	10.4	11.8
		4				9.4	10.8
tINI	High Drive Input, Inverting Delay	1	7.5	10.8			
		2		7.5	9.3		
		3			8.2	10.0	11.8
		4				9.0	10.8


AC Performance

Propagation delays depend on routing, fanout, load capacitance, supply voltage, junction temperature, and process variation. The AC Characteristics are a design guide to provide initial timing estimates at nominal conditions. Worst case estimates are obtained when nominal propagation delays are multiplied by the appropriate Delay Factor, K, as specified in the Operating Range. The effects of voltage and temperature variation are illustrated in the following graphs. The SpDE Toolkit incorporates data sheet AC Characteristics into the QDIF database for pre-place-and-route timing analysis. The SpDE Delay Modeler extracts specific timing parameters for precise path analysis or simulation results following place and route.


Kv, Voltage Factor versus Vcc, Supply Voltage





Kt, Temperature Factor versus Temperature




Timing Waveforms



Combinatorial Delay




Setup and Hold Times



Set and Reset Delays


**Combinatorial
Delay Example**

*Nominal
I/O Delays
Load = 30 pF*



$$\text{Input Delay} + \text{Combinatorial Delay} + \text{Output Delay} = 8.1 \text{ ns}$$

**Sequential
Delay Example**



$$\text{Input Delay} + \text{Reg Setup} + \text{Clock to Output} + \text{Output Delay} = 10.8 \text{ ns}$$

**ORDERING
INFORMATION**

QuickLogic pASIC
device prefix

pASIC device part
number for 8 by 12
array of 96 logic cells

Speed Grade
(see data sheet)

QL 8x12A -1 PL68 C

Operating Range
C = Commercial
I = Industrial
M = Military

Package Code
First Letter
P = Plastic
C = Ceramic
Second Letter
L = LCC
F = QFP
G = PGA
Number of Leads
68 = 68 Leads