



NEC Electronics Inc.

**$\mu$ PD7228/28A**  
**CMOS, Intelligent, Dot-Matrix**  
**LCD Controller/Driver**

T-52-13-07

**Description**

The  $\mu$ PD7228/28A controller/driver is a peripheral CMOS device designed to interface most microprocessors with a wide variety of dot-matrix LCDs. It can directly drive any multiplexed LCD organized as 8 rows by 50 columns or 16 rows by 42 columns.

The  $\mu$ PD7228/28A has a standby function to conserve power. It is equipped with an 8-bit serial interface, a 4-bit parallel interface, character generators, a 50 x 16 static RAM with full read/write capability, and an LCD timing controller, all of which reduce microprocessor system software requirements.

The  $\mu$ PD7228/28A operates with a single +5-volt power supply and is available in a space-saving 80-pin plastic QFP package.

**Features**


- LCD direct drive
- 8-or 16-line multiplexing drive possible with single-chip
  - 8-line multiplexing: 400 (50 x 8) dots
  - 16-line multiplexing: 672 (42 x 16) dots
- 8-line or 16-line multiplexing drive with n chip configuration
  - 8-line multiplexing: n x 400 (n x 50 x 8) dots
  - 16-line multiplexing: n x 800 (n x 50 x 16) dots
- RAM: 2 x 50 x 8 bits for display data storage
- Programmer designated dot (graphics) display
- 5 x 7 dot-matrix display by on-chip character generator
  - ASCII (alphanumeric, others): 96 characters
  - JIS (Japan Industrial Standard), Katakana and others: 64 characters.
- Cursor operating command
- 8-bit serial Interface compatible with  $\mu$ PD7500,  $\mu$ COM-87/87LC
- 4-bit parallel interface compatible with  $\mu$ PD7500,  $\mu$ COM-84/84C
- Standby function
- CMOS technology
- Single +5-volt power supply
- Extended -40 to +85°C temperature range ( $\mu$ PD7228A)

**Ordering Information**

Part No.	Package
$\mu$ PD7228G-12	80-pin plastic QFP
$\mu$ PD7228AG-12 (Note 1)	80-pin plastic QFP

**Notes:**

- (1)  $\mu$ PD7228A version has extended temperature range and LCD voltage range.

**Pin Configuration****80-Pin Plastic QFP**

8

83-002904A

T-52-13-07

**Pin Identification**

Symbol	Function
C <sub>0</sub> -C <sub>41</sub>	LCD column drive outputs
C <sub>42</sub> -C <sub>49</sub> /R <sub>15</sub> -R <sub>8</sub>	LCD column/row drive outputs
R <sub>15</sub> -R <sub>8</sub> /R <sub>7</sub> -R <sub>8</sub>	LCD row drive outputs
V <sub>LC1</sub> -V <sub>LC5</sub>	LCD power supply
NC	No connection
D <sub>0</sub> /S <sub>I</sub>	Data bus 0/Serial input
D <sub>1</sub> (P/S)	Data bus 1 (Parallel/serial select)
D <sub>2</sub> (CAE)	Data bus 2 (Chip address enable)
D <sub>3</sub> /SO	Data bus 3/Serial output
SYNC	Synchronization signal input/output
BUSY	Busy signal output
V <sub>DD</sub>	Power supply
V <sub>SS</sub>	Ground
STB/SCK	Strobe/Serial clock input
C/D	Command/data select input
CA <sub>0</sub> , CA <sub>1</sub>	Chip address select inputs
CS	Chip select input
RESET	Reset signal input
CLOCK	System clock input

**PIN FUNCTIONS****D<sub>0</sub>-D<sub>3</sub> (Data Bus)**

In parallel interface mode, D<sub>0</sub>-D<sub>3</sub> are input/output pins for 4-bit parallel data. Data on these lines is read at the rising edge of STB. The 4 bits read on the first STB are loaded into the highest 4 bits of the serial/parallel register. The 4 bits read on the second STB are loaded into the lowest 4 bits of the register.

The contents of the serial/parallel register are output to these pins on the falling edge of STB. As in the above case, the high-order 4 bits correspond to the first STB, and the low-order 4 bits to the second STB.

In serial interface mode, D<sub>0</sub> is a serial data input pin and D<sub>3</sub> is a serial data output pin. D<sub>1</sub> selects serial or parallel interface mode (P/S), and D<sub>2</sub> is the chip address enable pin (CAE).

**SI Serial Data-In (Input Common to D<sub>0</sub>)**

In serial interface mode, SI inputs serial data. Data on SI is loaded into the serial/parallel register at the rising edge of SCK. The first data loaded is the most significant bit. To eliminate noise errors, SI uses the Schmitt-trigger input.

**SO Serial Data-Out (Output Common to D<sub>3</sub>)**

In serial interface mode, SO is an output pin for serial data. The contents of the serial/parallel register are output to the SO pin, beginning with the most significant bit, on the falling edge of SCK.

**P/S Parallel/Serial Select (Input Common to D<sub>1</sub>)**

This pin sets parallel interface mode if it is high at the falling edge of RESET (at reset release). If it is low at the falling edge of RESET, it selects serial interface mode. The Schmitt-trigger prevents noise errors.

**CAE Chip Address Enable (Input Common to D<sub>2</sub>)**

This pin is used only during serial interface mode; that is, when P/S is low at the falling edge of RESET. To enable chip addressing, the CAE line must be high at the falling edge of RESET. In parallel interface mode (when P/S is high at the falling edge of RESET), the chip addressing function is enabled regardless of the logic state of CAE at the falling edge of RESET. The Schmitt-trigger input prevents noise errors.

**CA<sub>0</sub>-CA<sub>1</sub> (Chip Address)**

These input pins allow you to address the μPD7228/28A in a multichip configuration used for driving logic displays. During parallel interface mode, CA<sub>0</sub> and CA<sub>1</sub> are compared to chip address data sent from the CPU regardless of CAE status during a reset.

However, during serial interface mode, CA<sub>0</sub> and CA<sub>1</sub> are compared with chip address data from the CPU only when CAE enables chip addressing.

In multichip configurations, the device is selected if CS = 0 and CA<sub>0</sub> and CA<sub>1</sub> match the chip address generated by the CPU. This address is the low 2 bits of the first 8-bit data input after CS = 0.

In serial interface mode, if chip address selection is not used, connect CA<sub>0</sub> and CA<sub>1</sub> to ground.

**CS (Chip Select)**

CS is an active-low chip select input pin. When you are not using the chip address selection function, the STB/SCK and C/D inputs are enabled if a low input is sent to CS.

When you are using the chip address select function, if CS is brought low and the chip address data matches CA<sub>0</sub>-CA<sub>1</sub>, then STB/SCK and C/D are enabled.

When CS is made high, D<sub>0</sub>-D<sub>3</sub> and BUSY are placed in a high-impedance state. The Schmitt-trigger input prevents noise errors.

T-52-13-07

**STB/SCK (Strobe/Serial Clock)**

In parallel interface mode, this is the strobe signal input pin (STB) for 4-bit parallel input and output data. In serial interface mode, this is the serial clock input pin (SCK) for serial input and output data.

**C/D (Command/Data)**

This pin specifies whether the parallel or serial input is a command or data. Bring C/D high to input a command, and low to input data.

In parallel interface mode, the contents of C/D are latched at the rising edge of the second STB. Perform any changes to the C/D input before the falling edge of the first STB. When outputting data, hold C/D low, whether serial or parallel.

In serial interface mode, the contents of C/D are latched at the rising edge of the eighth SCK.

The Schmitt-trigger input prevents noise errors.

**BUSY (Busy)**

This pin outputs a busy signal to the CPU to warn that the  $\mu$ PD7228/28A is internally busy. When this signal is low, the CPU cannot read/write the  $\mu$ PD7228/28A.

In the parallel interface mode, BUSY is forced low at the rising edge of the second STB. In the serial interface mode, BUSY is forced low at the rising edge of the eighth SCK.

If a chip is deselected (CS = high or chip address data does not match), the BUSY pin is placed in the high-impedance state.

**SYNC (Synchronous)**


In a multichip configuration, the SYNC signal synchronizes the phases of the LCD drive ac signals (row/column signal) among all the  $\mu$ PD7228/28As within the frame period. It uses the row drive signal as a common signal.


If one chip is designated master, its SYNC pin is in output mode and the remaining chips are made slaves. Their SYNC pins are put in input mode. The SMM command selects input or output mode. The master chip outputs a SYNC pulse in the last cycle of each frame. The slave chip reads the SYNC pulse from its own SYNC input for synchronization with the master chip.

In a single-chip configuration, set the SYNC pin in the input or output mode. If you choose input mode, connect the SYNC pin to V<sub>SS</sub>; conversely, if you choose output mode, the SYNC pin must be open.

Figures 1 and 2 show the output timing for the SYNC pulse in 8- and 16-line multiplexing.

8

**Figure 1. SYNC Signal in 8-Line Multiplexing**

**Figure 2. SYNC Signal in 16-Line Multiplexing****C<sub>0</sub>-C<sub>41</sub> (Column)**

These pins output the column drive signals for the LCD.

**C<sub>42</sub>-C<sub>49</sub>/R<sub>15</sub>-R<sub>8</sub> (Column/Row)**

These pins are column drive outputs (C<sub>42</sub>-C<sub>49</sub>, 50 × 8 mode) or row drive outputs (R<sub>15</sub>-R<sub>8</sub>, 42 × 16 mode), according to the SMM command.

**R<sub>15</sub>-R<sub>8</sub>/R<sub>7</sub>-R<sub>0</sub> (Row)**

These pins are row drive outputs for rows R<sub>15</sub>-R<sub>8</sub> or R<sub>7</sub>-R<sub>0</sub>, according to the SMM command.

**V<sub>LC1</sub>-V<sub>LC5</sub> (LCD Drive Voltage Supply)**

These are reference voltage input pins for determining the voltage level of the LCD column/row drive signals.

**CLOCK (Clock)**

This is the external clock input pin.

**RESET (Reset)**

This is the active-high reset signal input pin. It has priority over all operations. You can also use it to release standby mode and begin low power data retention.

**V<sub>DD</sub> (Power Supply)**

This is a positive power supply pin.

**V<sub>SS</sub> (Ground)**

This is ground (GND).

**COMMANDS FOR  $\mu$ PD7228/28A**

The  $\mu$ PD7228/28A has 16 types of commands, each command consisting of one byte (8 bits).

Figure 3 shows the character codes and display patterns.

T-52-13-07

Figure 3. Character Codes and Display Patterns

**Notes:**

- (1) The character generator transfers 7-bit dot patterns five times to the five contiguous addresses of data memory.
- (2) ASCII Characters, 96 (20H-7FH)
 


Upper case	26
Lower case	26
Numbers	10
Symbols	34
- (3) JIS Characters, 64 (A0H-DFH)
 

Katakana	55
Symbols	9
- (4) Because the character generator does not use bit 7 of data memory, dot R7 in 8 time-division mode and dots R7 and R15 in 16 time-division mode, corresponding to the most significant bits, can be used as cursor independent of the character generator. Use the cursor manipulation commands WRCURS and CLCURS.

8

83-002913B

## Block Diagram



83-002307B

**Absolute Maximum Ratings**

$T_A = 25^\circ\text{C}$	
Supply voltage, $V_{DD}$	-0.3 V to +7 V
Input voltage, $V_I$	-0.3 V to $V_{DD} + 0.3$ V
Output voltage, $V_O$	-0.3 V to $V_{DD} + 0.3$ V
LCD operating voltage, $V_{LCD}$ (7228A)	12.5 V
Operating temperature, $T_{OPR}$	
7228	-10 to +70°C
7228A	-40 to +85°C
Storage temperature, $T_{STG}$	-65 to +85°C

**Capacitance** $T_A = 25^\circ\text{C}; V_{DD} = 0 \text{ V}; f = 1 \text{ MHz}$ 

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Input capacitance	$C_I$		10	pF	Return	
Output capacitance	$C_O$		25	pF	unmeasured	plns to 0 V.
I/O capacitance	$C_{IO}$		15	pF		

Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The device should be operated within the limits specified under DC and AC Characteristics.

T-52-13-07

**DC Characteristics** $T_A = -10 \text{ to } +70^\circ\text{C}$ ;  $V_{DD} = +5 \text{ V} \pm 10\%$  ( $\mu$ PD7228);  $T_A = -40 \text{ to } +85^\circ\text{C}$ ;  $V_{DD} = +5 \text{ V} \pm 10\%$  ( $\mu$ PD7228A)

Parameter	Symbol	$\mu$ PD7228			$\mu$ PD7228A			Conditions
		Min	Typ	Max	Min	Typ	Max	
Input voltage, high	$V_{IH1}$	0.7 $V_{DD}$		$V_{DD}$	0.7 $V_{DD}$		$V_{DD}$	V Except SCK
	$V_{IH2}$	0.8 $V_{DD}$		$V_{DD}$	0.8 $V_{DD}$		$V_{DD}$	V SCK
Input voltage, low	$V_{IL}$	0		0.3 $V_{DD}$	0		0.3 $V_{DD}$	V
Output voltage, high	$V_{OH1}$	$V_{DD} - 0.5$			$V_{DD} - 0.5$		V	BUSY, D <sub>0</sub> -D <sub>3</sub> ; $I_{OH} = -400 \mu\text{A}$
	$V_{OH2}$	$V_{DD} - 0.5$			$V_{DD} - 0.5$		V	SYNC; $I_{OH} = -100 \mu\text{A}$
Output voltage, low	$V_{OL1}$		0.45			0.5	V	BUSY, D <sub>0</sub> -D <sub>3</sub> ; $I_{OL} = 1.7 \text{ mA}$
	$V_{OL2}$		0.45			0.5	V	SYNC; $I_{OL} = 100 \mu\text{A}$
Input leakage current, high	$I_{LIH}$		10			10	$\mu\text{A}$	$V_I = V_{DD}$
Input leakage current, low	$I_{LIL}$		-10			-10	$\mu\text{A}$	$V_I = 0 \text{ V}$
Output leakage current, high	$I_{LOH}$		10			10	$\mu\text{A}$	$V_O = V_{DD}$
Output leakage current, low	$I_{LOL}$		-10			-10	$\mu\text{A}$	$V_I = 0 \text{ V}$
LCD operating voltage	$V_{LCD}$	3.0		$V_{DD}$	$V_{DD}$	12.5	V	
Row output impedance	$R_{ROW}$	4	8		6	16	$\text{k}\Omega$	
Row/column output impedance	$R_{ROW/COL}$	5	10		7.5	20	$\text{k}\Omega$	
Column output impedance	$R_{COL}$	10	15		15	30	$\text{k}\Omega$	
Supply current	$I_{DD1}$	200	400		250	600	$\mu\text{A}$	Operating mode; $f_C = 400 \text{ kHz}$
	$I_{DD2}$		20			25	$\mu\text{A}$	Stop mode; CLK = 0 V

**AC Characteristics** $T_A = -10 \text{ to } +70^\circ\text{C}$ ;  $V_{DD} = +5 \text{ V} \pm 10\%$  ( $\mu$ PD7228);  $T_A = -40 \text{ to } +85^\circ\text{C}$ ;  $V_{DD} = +5 \text{ V} \pm 10\%$  ( $\mu$ PD7228A)

Parameter	Symbol	$\mu$ PD7228			$\mu$ PD7228A			Conditions
		Min	Typ	Max	Min	Typ	Max	
<i>Common Operation</i>								
Clock frequency	$f_C$	100		1100	100		1100	kHz
Clock pulse width, high	$t_{WHO}$	350			350			ns
Clock pulse width, low	$t_{WLC}$	350			350			ns
RESET pulse width, high	$t_{HRS}$	4			4			$\mu\text{s}$
BUSY delay time from CS ↓	$t_{DCSB}$		2			3	$\mu\text{s}$	$C_L = 50 \text{ pF}$
CS ↑ delay time to BUSY floating	$t_{DCSBF}$		4			5	$\mu\text{s}$	$C_L = 50 \text{ pF}$
CS high-level time	$t_{WHCS}$	4		4				$\mu\text{s}$
SYNC load capacitance	$C_{LSY}$		100			100	$\text{pF}$	
Data setup time to RESET ↓	$t_{SDR}$	0		0				$\mu\text{s}$
Data hold time from RESET ↓	$t_{HRD}$	4		5				$\mu\text{s}$
<i>Serial Interface Operation</i>								
SCK cycle	$t_{CYK}$	0.9		0.9				$\mu\text{s}$
SCK pulse width, high	$t_{WHK}$	400		400				ns
SCK pulse width, low	$t_{WLK}$	400		400				ns
SCK hold time from BUSY ↑	$t_{HBK}$	0		0				ns
SI setup time to SCK ↑	$t_{SIK}$	100		120				ns

8

**$\mu$ PD7228/28A**

T-52-13-07


## AC Characteristics (cont)

Parameter	Symbol	$\mu$ PD7228			$\mu$ PD7228A			Unit	Conditions
		Min	Typ	Max	Min	Typ	Max		
SI hold time from $\overline{SCK} \uparrow$	$t_{HKI}$	250			270			ns	
SO delay time from $\overline{SCK} \downarrow$	$t_{DKO}$		320			350		ns	$C_L = 50 \text{ pF}$
BUSY delay time from eighth $\overline{SCK} \uparrow$	$t_{DKB}$		3			4		$\mu\text{s}$	
BUSY low-level time	$t_{WLB}$	18	64	18	64			$1/f_C$	
C/D setup time to first $\overline{SCK} \downarrow$	$t_{SDK}$	0			0			$\mu\text{s}$	
C/D hold time from eighth $\overline{SCK} \uparrow$	$t_{HKD}$	2			3			$\mu\text{s}$	
CS hold time from eighth $\overline{SCK} \uparrow$	$t_{HKCS}$	2			5			$\mu\text{s}$	
<i>Parallel Interface Operation</i>									
Input command setup time to $\overline{STB} \downarrow$	$t_A$	100			120			ns	$C_L = 80 \text{ pF}$
Input command hold time from $\overline{STB} \downarrow$	$t_B$	90			110			ns	$C_L = 20 \text{ pF}$
Input data setup time to $\overline{STB} \uparrow$	$t_C$	230			250			ns	$C_L = 80 \text{ pF}$
Input data hold time from $\overline{STB} \uparrow$	$t_D$	50			70			ns	$C_L = 20 \text{ pF}$
Output data delay time	$t_{ACC}$	90	650	90	750			ns	$C_L = 80 \text{ pF}$
Output data hold time	$t_H$	0	150	0	150			ns	$C_L = 20 \text{ pF}$
$\overline{STB}$ pulse width low	$t_{SL}$	700			700			ns	
$\overline{STB}$ high-level time	$t_{SH}$	1			1			$\mu\text{s}$	
$\overline{STB}$ hold time from $\overline{BUSY} \uparrow$	$t_{HBS}$	0			0			$\mu\text{s}$	
BUSY delay time from second $\overline{STB} \uparrow$	$t_{DSB}$		3		4			$\mu\text{s}$	
C/D setup time to first $\overline{STB} \downarrow$	$t_{SDS}$	0			0			$\mu\text{s}$	
C/D hold time from second $\overline{STB} \uparrow$	$t_{HSD}$	2			3			$\mu\text{s}$	
CS hold time from second $\overline{STB} \uparrow$	$t_{HSCS}$	2			3			$\mu\text{s}$	


T-52-13-07

## Timing Waveforms


## AC Timing Test Points




## Clock Waveform




## Reset Signal




## Interface



## Serial Interface



8

***Parallel Interface*****Command Summary**

Mnemonic	Operation	Instruction Code								Hex Code
SFF	Set frame frequency	0	0	0	1	0	F <sub>2</sub>	F <sub>1</sub>	F <sub>0</sub>	10H-14H
SMM	Set multiplexing mode	0	0	0	1	1	M <sub>2</sub>	M <sub>1</sub>	M <sub>0</sub>	18H-1FH
DISP OFF	Display off	0	0	0	0	1	0	0	0	08H
DISP ON	Display on	0	0	0	0	1	0	0	1	09H
LDPI	Load data pointer with immediate	1	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	80H-B1H, C0H-F1H
SRM	Set read mode	0	1	1	0	0	0	I <sub>1</sub>	I <sub>0</sub>	60H-63H
SWM	Set write mode	0	1	1	0	0	1	I <sub>1</sub>	I <sub>0</sub>	64H-67H
SORM	Set OR mode	0	1	1	0	1	0	I <sub>1</sub>	I <sub>0</sub>	68H-6BH
SANDM	Set AND mode	0	1	1	0	1	1	I <sub>1</sub>	I <sub>0</sub>	6CH-6FH
SCML	Set character mode with left entry	0	1	1	1	0	0	0	1	71H
SCMR	Set character mode with right entry	0	1	1	1	0	0	1	0	72H
BRESET	Bit reset	0	0	1	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	J <sub>1</sub>	J <sub>0</sub>	20H-3FH
BSET	Bit set	0	1	0	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	J <sub>1</sub>	J <sub>0</sub>	40H-5FH
CLCURS	Clear cursor	0	1	1	1	1	1	0	0	7CH
WRCURS	Write cursor	0	1	1	1	1	1	0	1	7DH
STOP	Set stop mode	0	0	0	0	0	0	0	1	01H

B<sub>2</sub>-B<sub>0</sub> Specifies a data memory bitD<sub>6</sub>-D<sub>0</sub> Immediate dataF<sub>2</sub>-F<sub>0</sub> Specifies frame frequency as a submultiple of clock frequencyI<sub>1</sub>-I<sub>0</sub> Specifies modification of data pointer contents after byte data is processedJ<sub>1</sub>-J<sub>0</sub> Specifies modification of data pointer contents after bit is set or resetM<sub>2</sub>-M<sub>0</sub> Specifies data memory bank, number of rows, functions of row/column drivers, and SYNC pin mode