# HD44103

# (Dot Matrix Liquid Crystal Graphic Display Common Driver)

### Description

The HD44103CH is a common signal driver for dot matrix liquid crystal graphic display systems. It generates the timing signals required for display with its internal oscillator and supplies them to the column driver (HD44102CH) to control display, also automatically scanning the common signals of the liquid crystal according to the display duty. It can select 5 types of display duty ratio: 1/8, 1/12, 1/16, 1/24, and 1/32. 20 driver output lines are provided, and the impedance is low (500  $\Omega$  max.) to enable a large screen to be driven.

#### **Features**

- Dot matrix liquid crystal graphic display common driver incorporating the timing generation circuit
- Internal oscillator (Oscillation frequency can be selected by attaching an oscillation resistor and an oscillation capacity)
- · Generates display timing signals
- 20-bit bidirectional shift register for generating common signals
- 20 liquid crystal driver circuits with low output impedance
- Selectable display duty ratio: 1/8, 1/12, 1/16, 1/24, 1/32
- · Low power dissipation
- Power supplies:  $V_{cc}$ : 5 V ±10%,


 $V_{EB}^{CC}$ : 0 to -5.5 V

CMOS process


### **Ordering Information**

Type No.	Package
HD44103CH	60-pin plastic QFP(FP-60)

### Pin Arrangement



## **Block Diagram**



### **Absolute Maximum Ratings**

Symbol	Rated Value	Unit	Note
V <sub>cc</sub>	-0.3 to +7.0		1
V <sub>EE</sub>	$V_{cc} = -13.5 \text{ to } V_{cc} + 0.3$		
V <sub>11</sub>		<u>v</u>	1, 2
V <sub>T2</sub>			3
T <sub>opr</sub>	-20 to +75	<u>°</u> C	
T <sub>sto</sub>	-55 to +125		·
	V <sub>cc</sub> V <sub>EE</sub> V <sub>T1</sub> V <sub>T2</sub> T <sub>opr</sub>	$\begin{array}{cccc} V_{cc} & -0.3 \text{ to } +7.0 \\ V_{EE} & V_{cc} -13.5 \text{ to } V_{cc} + 0.3 \\ V_{\tau_1} & -0.3 \text{ to } V_{cc} + 0.3 \\ V_{\tau_2} & V_{EE} -0.3 \text{ to } V_{cc} + 0.3 \\ T_{opt} & -20 \text{ to } +75 \\ \end{array}$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

Notes: 1. Referenced to GND = 0.

- 2. Applied to input terminals (except V1, V2, V5, and V6) and I/O common terminals.
- 3. Applied to terminals V1, V2, V5, and V6.
- 4. Connect a protection resistor of 220  $\Omega$  ± 5% to  $V_{EE}$  power supply in series.

### **Electrical Characteristics**

(
$$V_{CC}$$
 = +5 V ±10%, GND = 0 V,  $V_{EE}$  = 0 to -5.5 V, Ta = -20 to +75 °C) (Note 5)

Item	Symbol	Min	Тур	Max	Unit	Test condition	Note
Input high voltage	V <sub>IH</sub>	0.7 × V <sub>cc</sub>		V <sub>cc</sub>	V		6
Input low voltage	V <sub>IL</sub>	0		0.3 × V <sub>cc</sub>	-		
Output high voltage	V <sub>OH</sub>	V <sub>cc</sub> - 0.4			V	I - 400 · A	6
Output low voltage	V <sub>OL</sub>			0.4	Ÿ	I <sub>OH</sub> ≈ -400 μA	7_
Vi-Xj on resistance	R <sub>oN</sub>	_		500	Ω	$I_{OL} = +400 \mu\text{A}$ $V_{EE} = -5 \pm 10\%$ ,	7
Input leakage current (1)	l <sub>IL1</sub>	<b>-1</b>		1	μА	Load current ±150 μA $V_{IN} = V_{CC} \text{ to GND}$	8
Input leakage current (2)	l <sub>ile</sub>	<del>-</del> 2		2	μА		
Shift frequency	f <sub>SFT</sub>			50	kHz	$V_{IN} = V_{CC}$ to $V_{EE}$ in slave mode	9
Oscillation frequency	f <sub>osc</sub>	300	430	560		$R_i = 68 \text{ k}\Omega \pm 2\%$	10
External clock operating frequency	f <sub>cp</sub>	50		560	kHz	C, = 10 pF ± 5%	
External clock duty	Duty	45	50	55	%		
External clock rise time	t <sub>rop</sub>			50			12
External clock fall time	t <sub>fop</sub>			50	ns		12
Dissipation power (master)	P <sub>w1</sub>		_	4.4	ns mW	CP application 400 LLC	12
Dissipation power (slave)	P <sub>w2</sub>	_		1.1		CR oscillation = 430 kHz Frame frequency = 70 H.	

### HD44103

Notes: 5. Specified within this range unless otherwise noted.


6. Applied to CR, FS, DS1 to DS3, M, SHL, M/S, CL, DR, and DL.

7. Applied to DL, DR, M, FRM, CL, \$1 and \$2.

8. Applied to input terminals CR, FS, DS1 to DS3, SHL and M/S, and I/O common terminals DL, DR, M, and CL at high impedance.


9. Applied to V1, V2, V5, and V6.

10. Shift operation timing




	Min	Тур	Max	Unit
t <sub>su</sub>	5			μs
t <sub>H</sub>	5			μs
t,	_	-	100	ns
t,	_		100	ns


# 11. Relationship between oscillation frequency and R/C,



The values of  $R_i$  and  $C_i$  are typical values. The oscillation frequency varies with the mounting condition. Adjust oscillation frequency to the required value.



12.



- 13. Measured by  $V_{cc}$  terminal at output non-load of  $R_t$  = 68 k $\Omega$  ± 2% and  $C_t$  = 10pF ± 5%, 1/32 duty factor in the master mode. Input terminals must be fixed at  $V_{cc}$  or GND while measuring.
- 14. Measured by  $V_{\rm cc}$  terminal at output non-load, 1/32 duty factor, frame frequency of 70 Hz in the slave mode. Input terminals must be fixed at  $V_{\rm cc}$  or GND while measuring.

### Pin Description

Pin Name	Pin Number	i/O	Function
X1-X20	20	0	Liquid crystal display driver output. Relationship among output level, M, and data (D) in shift register:  M 1 0
			D 1 0 1 0
			Output V2 V5 V1 V5
CR, R, C	3		Oscillator  Rr Cr  R CR C CR oscillator
М	1	I/O	Signal for converting liquid crystal display driver signal into AC.  Master: Output terminal  Slave: Input terminal

F	1D	44	1	0	3

Pin Name	Pin Number	I/O	Function								
CL	1	1/0	Shift register shi Master: Ou Slave: Inpu	tput ten	minal						
FRM	1	0	Frame signal, D	isplay s	ynchror	nous si	gnal.				
DS1-DS3	3	ı	Display duty rat	io selec	t.						
			Display Duty Ratio	1/24	1/12	<b>x</b>	1/32	1/	16	1/8	
			DS1	L	H L	Н	L	Н	L	Н	
			DS2	L	LH	Н	L	L	Н	Н	
			DS3	L	LL	L	Н	Н	Н	<u>H</u> _	
FS	1	l	Frequency select.  The relationship between the frame frequency f <sub>FRM</sub> and the oscillation frequency f <sub>OSC</sub> is as follows:  FS = High: f <sub>OSC</sub> = 6144 × f <sub>FPM</sub> (1) FS = Low: f <sub>OSC</sub> = 3072 × f <sub>FRM</sub> (2)  Example (1) When FS = high, adjust Rf and Cf so that the oscillation frequency is approx.  430 kHz if the frame frequency is 70 Hz.  Example (2) When FS = low, adjust Rf and Cf so that the oscillation is approx. 215 kHz, in order to oscillation is approx.					the he obtain the			
				reduce However the co	red with ed beca er, the lumn dr	n exanuse of operativer had be operated to be opera	operati ting cloc eve lowe	the poor a cks (	owe tion 1 a	er diss wer fre ind ø2 : encies.	ipation is iquency. supplied to Therefore, 4102CH
DL, DR	2	1/0	Data I/O termir	als of b	idirectio	nal sh	ift regis	ter.			
SHL	1	ı	H DL -	select of I <b>t Direc</b> t → DR ← DR		tional	shift rec	jiste	r.		

Pin Name	Pin Number	1/0	Function
M/S	1	1	Master/slave select.
			M/S = High: Master mode The oscillator and timing generation circuit supply display timing signals to the display system. Each of I/O common terminals, DL, DR, M, and CL is placed in the output state.
			M/S = Low: Slave mode  The timing generation circuit stops operating. The oscillator is not required. Connect terminal CR to V <sub>cc</sub> .  Open terminals C and R. One (determined by SHL) of DL and DR, and terminals M and Cl are placed in the input state. Connect M, CL and one of DL and DR of the master to the respective terminals.  Connect FD, DS1, DS2, and DS3 to V <sub>cc</sub> .
			When display duty ratio is 1/8, 1/12, or 1/16, one HD44103CH is required. Use it in the master mode.
			When display duty ratio is 1/24 or 1/32, two HD44103CHs are required. Use the one in the master mode to drive common signals 1 to 20, and the other in the slave mode to drive common signals 21 to 24 (32).
φ1, φ2	2	0	Operating clock output terminals for HD44102CH.
			The frequencies of \$\phi\$1 and \$\phi\$2 become half of oscillation frequency.
V1, V2,	4		Liquid crystal display driver level power supply.
V5, V6			V1 and V2: Selected level V5 and V6: Non-selected level
V <sub>cc</sub> GND V <sub>EE</sub>	3		Power supply. $ \begin{array}{ll} V_{cc} - GND : \text{Power supply for internal logic} \\ V_{cc} - V_{\text{EE}} : & \text{Power supply for driver circuit logic} \end{array} $

### HD44103

#### **Block Functions**

#### Oscillator

The oscillator is a CR oscillator attached to an oscillation resistor Rf ans oscillation capacity Cf. The oscillation frequency varies with the values of Rf and Cf and the mounting conditions. Refer to Electrical Characteristics (Note 10) to make proper adjustment.

#### **Timing Genaration Circuit**

The timing generation circuit divides the signals from the oscillator and generates display timing signals (M, CL, and FRM) and operating clock ( $\phi 1$  and  $\phi 2$ ) for HD44102CH according to the display duty ratio set by DS1 to DS3. In the slave mode, this block stops operating. It is meaningless to set FS, DS1 to DS3. However, connect them to  $V_{\rm CC}$  to prevent floating current.

#### **Bidirectional Shift Register**

20-bit bidirectional shift register. The shift direction is determined by SHL. The data input from DL or DR performs a shift operation at the rise of shift clock CL.

#### Liquid Crystal Display Driver Circuit

Each of 20 driver circuits is a multiplex circuit composed of four CMOS switches. The combination of the data from the shift register with M signal allows one of the four liquid crystal display driver levels V1, V2, V5, and V6 to be transferred to the output terminals.

#### **Applications**

Refer to the applications of the HD44102CH.