

Radiation Tolerant 32/40-Bit IEEE Floating-Point DSP Microprocessor

Introduction

Atmel is manufacturing a radiation tolerant version of the Analog Devices ADSP–21020 32/40–Bit Floating–Point DSP

The product is pin and code compatible with ADI product, making system development straight forward and cost effective, using existing development tools and algorithms.

Features


- Superscalar IEEE Floating-Point-Processor
- Off-Chip Harvard Architecture Maximizes Signal Processing Performance
- 50 ns, 20 MIPS Instruction Rate, Single-Cycle Execution
- 60 MFLOPS Peak, 40 MFLOPS Sustained Performance
- 1024-Point Complex FFT Benchmark: 0.975 ms
- Divide (y/x): 300 ns
- Inverse Square Root $(1/\sqrt{x})$: 450 ns
- 32-Bit Single-Precision and 40-Bit Extended-Precision IEEE Floating-Point Data Formats
- 32-Bit Fixed-Point Formats, Integer and Fractional, with 80-Bit Accumulators
- IEEE Exception Handling with Interrupt on Exception
- Three Independent Computation Units: Multiplier, ALU, and Barrel Shifter
- Dual Data Address Generators with Indirect, Immediate, Modulo, and Bit Reverse Addressing Modes
- Two Off-Chip Memory Transfers in Parallel with Instruction Fetch and Single-Cycle Multiply & ALU Operations

- Multiply with Add & Subtract for FFT Butterfly Computation
- Efficient Program Sequencing with Zero-Overhead Looping: Single-Cycle Loop Setup
- Single-Cycle Register File Context Switch
- 23 ns External RAM Access Time for Zero-Wait-State, 40 ns Instruction Execution
- IEEE JTAG Standard 1149.1 Test Access Port and On-Chip Emulation Circuitry
- 223 CPGA package for breadboarding
- 256 Multi layer quad flat pack, flat leads, for flight models
- Full compatible with Analog Devices ADSP-21020
- Latch up immune
- Total dose better than 100 Krad (Si)
- SEU immunity better than 50 MeV/mg/cm²
- For 25 MHz specification, call factory

 $^{- \} Design \ using \ patent \ from \ INPG-CNRS \ Denis \ BESSOT \ / \ Raoul \ VELAZCO$

⁻ Product licensed from Analog Devices Inc.





Functional Block Diagram

General Description

The TSC21020F is single-chip IEEE floating-point processor optimized for digital signal processing applications¹. Its architecture is similar to that of Analog Devices' ADSP-2100 family of fixed-point DSP processors.

Fabricated in a high-speed, low-power and radiation tolerant CMOS process, the TSC21020F has a 50 ns instruction cycle time. With a high-performance on-chip instruction cache, the TSC21020F can execute every instruction in a single cycle.

The TSC21020F features:

• Independent Parallel Computation Units

The arithmetic/logic unit (ALU), multiplier and

shifter perform single-cycle instructions. The units are architecturally arranged in parallel, maximizing computational throughput. A single multifunction instruction executes parallel ALU and multiplier operations. These computation units support IEEE 32-bit single-precision floating-point, extended precision 40-bit floating-point, and 32-bit fixed-point data formats.

• Data Register File

A general-purpose data register file is used for transferring data between the computation units and the data buses, and for storing intermediate results. This 10-port (16-register) register file, combined with the TSC21020F's Harvard architecture, allows



unconstrained data flow between computation units and off-chip memory.

• Single-Cycle Fetch of Instruction and Two Operands

The TSC21020F uses a modified Harvard architecture in which data memory stores data and program memory stores both instructions and data. Because of its separate program and data memory buses and on-chip instruction cache, the processor can simultaneously fetch an operand from data memory, an operand from program memory, and an instruction from the cache, all in a single cycle.

• Memory Interface

Addressing of external memory devices by the TSC21020F is facilitated by on-chip decoding of high-order address lines to generate memory bank select signals. Separate control lines are also generated for simplified addressing of page-mode DRAM. The TSC21020F provides programmable memory wait states, and external memory acknowledge controls allow interfacing to peripheral devices with variable access times.

• Instruction Cache

1. It is fully compatible with Analog Devices ADSP-21020

The TSC21020F includes a high performance instruction cache that enables three-bus operation for fetching an instruction and two data values. The cache is selective-only the instructions whose fetches conflict with program memory data accesses are cached. This allows full-speed execution of core, looped operations such as digital filter multiply-accumulates and FFT butterfly processing.

• Hardware Circular Buffers

The TSC21020F provides hardware to implement circular buffers in memory, which are common in digital filters and Fourier transform implementations. It handles address pointer wraparound, reducing overhead (thereby increasing performance) and simplifying implementation. Circular buffers can start and end at any location.

• Flexible Instruction Set

The TSC21020F's 48-bit instruction word accommodates a variety of parallel operations, for concise programming. For example, the TSC21020F can conditionally execute a multiply, an add, a subtract and a branch in a single instruction.



Development System

The TSC21020F is supported with a complete set of software and hardware development tools from Analog Devices. The ADSP-21000 Family Development System from Analog Devices includes development software, an evaluation board and an in-circuit emulator.

Assembler

Creates relocatable, COFF (Common Object File Format) object files from ADSP-21xxx assembly source code. It accepts standard C preprocessor directives for conditional assembly and macro processing. The algebraic syntax of the ADSP-21xxx assembly language facilitates coding and debugging of DSP algorithms.

• Linker/Librarian

The Linker processes separately assembled object files and library files to create a single executable program. It assigns memory locations to code and to data in accordance with a user-defined architecture file that describes the memory and I/O configuration of the target system. The Librarian allows you to group frequently used object files into a single library file that can be linked with your main program.

Simulator

The Simulator performs interactive, instruction-level simulation of ADSP-21xxx code within the hardware configuration described by a system architecture file. It flags illegal operations and supports full symbolic disassembly. It provides an easy-to-use, window oriented, graphical user interface that is identical to the one used by the ADSP- 21020 EZ-ICE Emulator. Commands are accessed from pull-down menus with a mouse.

• PROM Splitter

Formats an executable file into files that can be used with an industry-standard PROM programmer.

C Compiler and Runtime Library

The C Compiler complies with ANSI specifications. It takes advantage of the TSC21020F's high-level

language architectural features and incorporates optimizing algorithms to speed up the execution of code. It includes an extensive runtime library with over 100 standard and DSP-specific functions.

• C Source Level Debugger

A full-featured C source level debugger that works with the simulator or EZ-ICE emulator to allow debugging of assembler source, C source, or mixed assembler and C.

• Numerical C Compiler

Supports ANSI Standard (X3J11.1) Numerical C as defined by the Numeric C Extensions Group. The compiler accepts C source input containing Numerical C extensions for array selection, vector math operations, complex data types, circular pointers, and variably dimensioned arrays, and outputs ADSP-21xxx assembly language source code.

• ADSP- 21020 EZ-LAB® Evaluation Board

The EZ-LAB Evaluation Board is a general-purpose, standalone TSC21020F system that includes 32K words of program memory and 32K words of data memory as well as analog I/O. A PC RS-232 download path enables the user to download and run programs directly on the EZ-LAB. In addition, it may be used in conjunction with the EZ-ICE Emulator to provide a powerful software debug environment.

• ADSP- 21020 EZ-ICE[®] Emulator

This in-circuit emulator provides the system designer with a PC-based development environment that allows nonintrusive access to the TSC21020F's internal registers through the processor's 5-pin JTAG Test Access Port. This use of on-chip emulation circuitry enables reliable, full-speed performance in any target. The emulator uses the same graphical user interface as the ADSP- 21020 Simulator, allowing an easy transition from software to hardware debug. (See "Target System Requirements for Use of EZ-ICE Emulator" on page 27.)

®EZ-LAB and EZ-ICE are registered trademarks of Analog Devices, Inc.

Additional Information

This data sheet provides a general overview of TSC21020F functionality. For additional information on the architecture and instruction set of the processor, refer to the *ADSP-21020 User's Manual*. For development

system and programming reference information, refer to the ADSP-21000 Family Development Software Manuals and the ADSP-21020 Programmer's Quick Reference.



Architecture Overview

Figure 1 shows a block diagram of the TSC21020F. The processor features:

- Three Computation Units (ALU, Multiplier, and Shifter) with a Shared Data Register File
- Two Data Address Generators (DAG 1, DAG 2)
- Program Sequencer with Instruction Cache
- 32-Bit Timer
- Memory Buses and Interface
- JTAG Test Access Port and On-Chip Emulation Support

Computation Units

The TSC21020F contains three independent computation units: an ALU, a multiplier with fixed-point accumulator, and a shifter. In order to meet a wide variety of processing needs, the computation units process data in three formats: 32-bit fixed-point, 32-bit floating-point and 40-bit floating-point. The floating-point operations are single-precision IEEE-compatible (IEEE Standard 754/854). The 32-bit floating-point format is the standard IEEE format, whereas the 40-bit IEEE extended-precision format has eight additional LSBs of mantissa for greater accuracy.

The multiplier performs floating-point and fixed-point

multiplication as well as fixed-point multiply/add and multiply/subtract operations. Integer products are 64 bits wide, and the accumulator is 80 bits wide. The ALU performs 45 standard arithmetic and logic operations, supporting both fixed-point and floating-point formats. The shifter performs 19 different operations on 32-bit operands. These operations include logical and arithmetic shifts, bit manipulation, field deposit, and extract and derive exponent operations.

The computation units perform single-cycle operations; there is *no* computation pipeline. The three units are connected in parallel rather than serially, via multiple-bus connections with the 10-port data register file. The output of any computation unit may be used as the input of any unit on the next cycle. In a *multifunction* computation, the ALU and multiplier perform independent, simultaneous operations.

Data Register File

The TSC21020F's general-purpose data register file is used for transferring data between the computation units and the data buses, and for storing intermediate results. The register file has two sets (primary and alternate) of sixteen 40-bit registers each, for fast context switching.




Figure 1. TSC21020F Block Diagram



With a large number of buses connecting the registers to the computation units, data flow between computation units and from/to off-chip memory is unconstrained and free from bottlenecks. The 10-port register file and Harvard architecture of the TSC21020F allow the following nine data transfers to be performed every cycle:

- Off-chip read/write of two operands to or from the register file
- Two operands supplied to the ALU
- Two operands supplied to the multiplier
- Two results received from the ALU and multiplier (three, if the ALU operation is a combined addition/subtraction).

The processor's 48-bit orthogonal instruction word supports fully parallel data transfer and arithmetic operations in the same instruction.

Address Generators and Program Sequencer

Two dedicated address generators and a program sequencer supply addresses for memory accesses. Because of this, the computation units need never be used to calculate addresses. Because of its instruction cache, the TSC21020F can simultaneously fetch an instruction and data values from both off-chip program memory and off-chip data memory in a single cycle.

The data address generators (DAGs) provide memory addresses when external memory data is transferred over the parallel memory ports to or from internal registers. Dual data address generators enable the processor to output two simultaneous addresses for dual operand reads and writes. DAG 1 supplies 32-bit addresses to data memory. DAG 2 supplies 24-bit addresses to program memory for program memory data accesses.

Each DAG keeps track of up to eight address pointers, eight modifiers, eight buffer length values and eight base values. A pointer used for indirect addressing can be modified by a value in a specified register, either before (premodify) or after (post-modify) the access. To implement automatic modulo addressing for circular buffers, the TSC21020F provides buffer length registers that can be associated with each pointer. Base values for pointers allow circular buffers to be placed at arbitrary locations. Each DAG register has an alternate register that can be activated for fast context switching.

The program sequencer supplies instruction addresses to program memory. It controls loop iterations and evaluates conditional instructions. To execute looped code with zero overhead, the TSC21020F maintains an internal loop

counter and loop stack. No explicit jump or decrement instructions are required to maintain the loop.

The TSC21020F derives its high clock rate from pipelined *fetch*, *decode* and *execute* cycles. Approximately 70% of the machine cycle is available for memory accesses; consequently, TSC21020F systems can be built using slower and therefore less expensive memory chips.

Instruction Cache

The program sequencer includes a high performance, selective instruction cache that enables three-bus operation for fetching an instruction and two data values. This two-way, set-associative cache holds 32 instructions. The cache is selective (only the instructions whose fetches conflict with program memory data accesses are cached), so the TSC21020F can perform a program memory data access and can execute the corresponding instruction in the same cycle. The program sequencer fetches the instruction from the cache instead of from program memory, enabling the TSC21020F to simultaneously access data in both program memory and data memory.

Context Switching

Many of the TSC21020F's registers have alternate register sets that can be activated during interrupt servicing to facilitate a fast context switch. The data registers in the register file, DAG registers and the multiplier result register all have alternate sets. Registers active at reset are called *primary* registers; the others are called *alternate* registers. Bits in the MODE1 control register determine which registers are active at any particular time.

The primary/alternate select bits for each half of the register file (top eight or bottom eight registers) are independent. Likewise, the top four and bottom four register sets in each DAG have independent primary/alternate select bits. This scheme allows passing of data between contexts.

Interrupts

The TSC21020F has four external hardware interrupts, nine internally generated interrupts, and eight software interrupts. For the external interrupts and the internal timer interrupt, the TSC21020F automatically stacks the arithmetic status and mode (MODE1) registers when servicing the interrupt, allowing five nesting levels of fast service for these interrupts.



An interrupt can occur at any time while the TSC21020F is executing a program. Internal events that generate interrupts include arithmetic exceptions, which allow for fast trap handling and recovery.

Timer

The programmable interval timer provides periodic interrupt generation. When enabled, the timer decrements a 32-bit count register every cycle. When this count register reaches zero, the TSC21020F generates an interrupt and asserts its TIMEXP output. The count register is automatically reloaded from a 32-bit period register and the count resumes immediately.

System Interface

Figure 2 shows an TSC21020F basic system configuration.

The external memory interface supports memory-mapped peripherals and slower memory with a user-defined combination of programmable wait states and hardware acknowledge signals. Both the program memory and data memory interfaces support addressing of page-mode DRAMs.

The TSC21020F's internal functions are supported by four internal buses: the program memory address (PMA) and data memory address (DMA) buses are used for addresses associated with program and data memory. The

program memory data (PMD) and data memory data (DMD) buses are used for data associated with the two memory spaces. These buses are extended off chip. Four data memory select (DMS) signals select one of four user-configurable banks of data memory. Similarly, two program memory select (PMS) signals select between two user-configurable banks of program memory. All banks are independently programmable for 0-7 wait states.

The PX registers permit passing data between program memory and data memory spaces. They provide a bridge between the 48-bit PMD bus and the 40-bit DMD bus or between the 40-bit register file and the PMD bus.

The PMA bus is 24 bits wide allowing direct access of up to 16M words of mixed instruction code and data. The PMD is 48 bits wide to accommodate the 48-bit instruction width. For access of 40-bit data the lower 8 bits are unused. For access of 32-bit data the lower 16 bits are ignored.

The DMA bus is 32 bits wide allowing direct access of up to 4 Gigawords of data. The DMD bus is 40 bits wide. For 32-bit data, the lower 8 bits are unused. The DMD bus provides a path for the contents of any register in the processor to be transferred to any other register or to any external data memory location in a single cycle. The data memory address comes from one of two sources: an absolute value specified in the instruction code (direct addressing) or the output of a data address generator (indirect addressing).




Figure 2. Basic System Configuration.



External devices can gain control of the processor's memory buses from the TSC21020F by means of the bus request/grant signals (\$\overline{BR}\$ and \$\overline{BG}\$). To grant its buses in response to a bus request, the TSC21020F halts internal operations and places its program and data memory interfaces in a high impedance state. In addition, three-state controls (\$\overline{DTMS}\$ and \$\overline{PMTS}\$) allow an external device to place either the program or data memory interface in a high impedance state without affecting the other interface and without halting the TSC21020F unless it requires a memory access from the affected interface. The three-state controls make it easy for an external cache controller to hold the TSC21020F off the bus while it updates an external cache memory.

JTAG Test and Emulation Support

The TSC21020F implements the boundary scan testing provisions specified by IEEE Standard 1149.1 of the Joint Testing Action Group (JTAG). The TSC21020F's test access port and on-chip JTAG circuitry is fully compliant with the IEEE 1149.1 specification. The test access port enables boundary scan testing of circuitry connected to the TSC21020F's I/O pins.

The TSC21020F also implements on-chip emulation through the JTAG test access port. The processor's eight sets of breakpoint range registers enable program execution at full speed until reaching a desired breakpoint address range. The processor can then halt and allow reading/writing of all the processor's internal registers and external memories through the JTAG port.

Pin Descriptions

This section describes the pins of the TSC21020F. When groups of pins are identified with subscripts, e.g. PMD₄₇₋₀, the highest numbered pin is the MSB (in this case, PMD₄₇). Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI, and TRST). Those that are asynchronous (A) can be asserted asynchronously to CLKIN.

O = Output; I = Input; S = Synchronous; A = Asynchronous; P = Power Supply; G = Ground.

Pin Name	Туре	Function
PMA ₂₃₋₀	O	Program Memory Address. The TSC21020F outputs an address in program memory on these pins.
PMD ₄₇₋₀	I/O	Program Memory Data. The TSC21020F inputs and outputs data and instructions on these pins. 32-bit fixed-point data and 32-bit single-precision floating-point data is transferred over bits 47-16 of the PMD bus.
PMS ₁₋₀	0	Program Memory Select lines. These pins are asserted as chip selects for the corresponding banks of program memory. Memory banks must be defined in the memory control registers. These pins are decoded program memory address lines and provide an early indication of a possible bus cycle.
PMRD	0	Program Memory Read strobe. This pin is asserted when the TSC21020F reads from program memory.
PMWR	О	Program Memory Write strobe. This pin is asserted when the TSC21020F writes to program memory.

Pin Name	Type	Function
PMACK	I/S	Program Memory Acknowledge. An external device deasserts this input to add wait states to a memory access.
PMPAGE	O	Program Memory Page Boundary. The TSC21020F asserts this pin to signal that a program memory page boundary has been crossed. Memory pages must be defined in the memory control registers.
PMTS	I/S	Program Memory Three-State Control. PMTS places the program memory address, data, selects, and strobes in a high-impedance state. If PMTS is asserted while a PM access is occurring, the processor will halt and the memory access will not be completed. PMACK must be asserted for at least one cycle when PMTS is deasserted to allow any pending memory access to complete properly. PMTS should only be asserted (low) during an active memory access cycle.
DMA ₃₁₋₀	O	Data Memory Address. The TSC21020F outputs an address in data memory on these pins.
DMD ₃₉₋₀	I/O	Data Memory Data. The TSC21020F inputs and outputs data on these pins. 32-bit fixed-point data and 32-bit single-precision floating-point data is transferred over bits 39-8 of the DMD bus.
DMS ₃₋₀	O	Data Memory Select lines. These pins are asserted as chip selects for the corresponding banks of data memory. Memory banks must be defined in the memory control registers. These pins are decoded data memory address lines and provide an early indication of a possible bus cycle.





Pin Name	Type	Function
DMRD	0	Data Memory Read strobe. This pin is asserted when the TSC21020F reads from data memory.
DMWR	O	Data Memory Write strobe. This pin is asserted when the TSC21020F writes to data memory.
DMACK	I/S	Data Memory Acknowledge. An external device deasserts this input to add wait states to a memory access.
DMPAGE	0	Data Memory Page Boundary. The TSC21020F asserts this pin to signal that a data memory page boundary has been crossed. Memory pages must be defined in the memory control registers.
DMTS	I/S	Data Memory Three-State Control. DMTS places the data memory address, data, selects, and strobes in a high-impedance state. If DMTS is asserted while à DM access is occurring, the processor will halt and the memory access will not be completed. DMACK must be asserted for at least one cycle when DMTS is deasserted to allow any pending memory access to complete properly. DMTS should only be asserted (low) during an active memory access cycle.
CLKIN	I	External clock input to the TSC21020F. The instruction cycle rate is equal to CLKIN. CLKIN may not be halted, changed, or operated below the specified frequency.
RESET	I/A	Sets the TSC21020F to a known state and begins execution at the program memory location specified by the hardware reset vector (address). This input must be asserted (low) at power-up.
ĪRQ ₃₋₀	I/A	Interrupt request lines; may be either edgeriggered or level-sensitive.
FLAG ₃₋₀	I/O/A	External Flags. Each is configured via control bits as either an input or output. As an input, it can be tested as a condition. As an output, it can be used to signal external peripherals.
BR	I/A	Bus Request. Used by an external device to request control of the memory interface. When \overline{BR} is asserted, the processor halts execution after completion of the current cycle, places all memory data, addresses, selects, and strobes in a high-impedance state, and asserts \overline{BG} . The processor continues normal operation when \overline{BR} is released.

Pin Name	Type	Function
BG	0	Bus Grant. Acknowledges a bus request (\overline{BR}) , indicating that the external device may take control of the memory interface. \overline{BG} is asserted (held low) until \overline{BR} is released.
TIMEXP	О	Timer Expired. Asserted for four cycles when the value of TCOUNT is decremented to zero.
RCOMP		Not available Can be set to any voltage level.
EVDD	P	Power supply (for output drivers), nominally + 5 V dc (10 pins).
EGND	G	Power supply return (for output drivers); (16 pins).
IVDD	P	Power supply (for internal circuitry), nominally + 5 V dc (4 pins).
IGND	G	Power supply return (for internal circuitry); (7 pins).
TCK	I	Test Clock. Provides an asynchronous clock for JTAG boundary scan.
TMS	I/S	Test Mode Select. Used to control the test state machine. TMS has a 20 $k\Omega$ internal pullup resistor.
TDI	I/S	Test Data Input. Provides serial data for the boundary scan logic. TDI has a 20 k Ω internal pullup resistor.
TDO	О	Test Data Output. Serial scan output of the boundary scan path.
TRST	I/A	Test Reset. Resets the test state machine. \overline{TRST} must be asserted (pulsed low) after power-up or held low for proper operation of the TSC21020F. \overline{TRST} has a 20 k Ω internal pullup resistor.
NC		No Connect. No Connects are reserved pins that must be left open and unconnected.



Instruction Set Summary

The TSC21020F instruction set provides a wide variety of programming capabilities. Every instruction assembles into a single word and can execute in a single processor cycle. Multifunction instructions enable simultaneous multiplier and ALU operations, as well as computations executed in parallel with data transfers. The addressing power of the TSC21020F gives flexibility in moving data both internally and externally. The TSC21020F assembly language uses an algebraic syntax for ease of coding and readability.

The instruction types are grouped into four categories:

Compute and Move or Modify Program Flow Control Immediate Move Miscellaneous

The instruction types are numbered; there are 22 types. Some instructions have more than one syntactical form; for example, Instruction 4 has four distinct forms. The instruction number itself has no bearing on programming, but corresponds to the opcode recognized by the TSC21020F device.

Because of the width and orthogonality of the instruction word, there are many possible instructions. For example, the ALU supports 21 fixed-point operations and 24 floating-point operations; each of these operations can be the compute portion of an instruction.

The following pages provide an overview and summary of the TSC21020F instruction set. For complete information, see the *ADSP-21020 User's Manual from Analog Devices*. For additional reference information, see the *ADSP-21020 Programmer's Quick Reference from Analog Devices*.

This section also contains several reference tables for using the instruction set.

- Table 1 describes the notation and abbreviations used.
- Table 2 lists all condition and termination code mnemonics.
- Table 3 lists all register mnemonics.
- Tables 4 through 7 list the syntax for all compute (ALU, multiplier, shifter or multifunction) operations.
- Table 8 lists interrupts and their vector addresses.

Compute and Move or Modify Instructions

1.		compute,	DM(Ia, Mb) = dreg 1 ,	PM(Ic, Md) = dreg2
			dreg1 = DM(Ia, Mb)	dreg2 = PM(Ic, Md)
2.	IF condition	compute;		
3a.	IF condition	compute,	DM(Ia, Mb) = ureg;	
			PM(Ic, Md)	
3b.	IF condition	compute,	DM(Mb, Ia) = ureg;	
			PM(Md, Ic)	
3c.	IF condition	compute,	ureg = DM(Ia, Mb) ;	
			PM(Ic, Md)	
3d.	IF condition	compute,	ureg = DM(Mb, Ia) ;	
			PM(Md, Ic)	
4a.	IF condition	compute,	DM(Ia, < data6 >) = dreg;	
			PM(Ic, < data6 >)	
4b.	IF condition	compute,	DM(< data6 >, Ia) = dreg;	
			PM(< data6 >, Ic)	
4c.	IF condition	compute,	dreg = DM(Ia, < data6 >) ;	
			PM(Ic, < data6 >)	
4d.	IF condition	compute,	dreg = DM(< data6 >, Ia) ;	
			PM(< data6 >, Ic)	
5.	IF condition	compute,	ureg1 = ureg2;	
6a.	IF condition	shiftimm,	DM(Ia, Mb) = dreg;	
			PM(Ic, Md)	
			ı	



6b. IF condition shiftimm,
$$dreg = \begin{vmatrix} DM(Ia, Mb) \\ PM(Ic, Md) \end{vmatrix}$$
;

7. IF condition compute, MODIFY | (Ia, Mb) | ; | (Ic, Md) |

Program Flow Control Instructions

8. IF condition
$$\begin{vmatrix} JUMP \\ CALL \end{vmatrix} = \begin{pmatrix} < addr24 > \\ (PC, < reladdr24 >) \end{pmatrix} = \begin{pmatrix} DB \\ LA \\ DB, LA \end{pmatrix};$$
9. IF condition
$$\begin{vmatrix} JUMP \\ CALL \end{vmatrix} = \begin{pmatrix} (Md, Ic) \\ (PC, < reladdr6 >) \end{pmatrix} = \begin{pmatrix} DB \\ LA \\ DB, LA \end{pmatrix}, \text{ compute };$$
11. IF condition
$$\begin{vmatrix} RTS \\ RTI \end{vmatrix} = \begin{pmatrix} DB \\ LA \\ DB, LA \end{pmatrix}, \text{ compute };$$
12. LCNTR =
$$\begin{vmatrix} < data16 > \\ ureg \end{vmatrix} = \begin{pmatrix} DO \\ LA \\ DB, LA \end{vmatrix} = \begin{pmatrix} CALC + CACC + CACC$$

(DB) Delayed branch

(LA) Loop abort (pop loop PC stacks on branch)

Immediate Move Instructions

$$\begin{array}{ll} 14a. & \left| DM(< \ addr32 \ >) \right| = ureg \ ; \\ \left| PM(< \ addr24 \ >) \right| \\ 14b. & ureg = & \left| DM(< \ addr32 \ >) \right| \ ; \\ \left| PM(< \ addr24 \ >) \right| \\ 15a. & \left| DM(< \ data32 \ >, \ Ia) \right| = ureg \ ; \\ \left| PM(< \ data24 \ >, \ Ic) \right| \\ 15b. & ureg = & \left| DM(< \ data32 \ >, \ Ia) \right| \ ; \\ \left| PM(< \ data32 \ >, \ Ia) \right| \ ; \\ \left| PM(< \ data24 \ >, \ Ic) \right| \\ 16. & \left| DM(Ia, \ Mb) \right| = < \ data32 \ >; \\ \left| PM(Ic, \ Md) \right| \\ 17. & ureg = < \ data \ 32 \ >; \\ \end{array}$$

Miscellaneous Instructions



Table 1: Syntax Notation Conventions

Notation	Meaning
UPPERCASE	Explicit syntax – assembler keyword (notation only;
	assembler is not case-sensitive and lowercase is
	the preferred programming convention)
;	Instruction terminator
,	Separates parallel operations in an instruction
italics	Optional part of instruction
between lines	List of options (choose one)
<datan></datan>	n-bit immediate data value
<addrn></addrn>	n-bit immediate address value
<reladdrn></reladdrn>	n-bit immediate PC-relative address value
compute	ALU, multiplier, shifter or multifunction
	operation (from Tables 4-7)
shiftimm	Shifter immediate operation (from Table 6)
condition	Status condition (from Table 2)
termination	Termination condition (from Table 2)
ureg	Universal register (from Table 3)
sreg	System register (from Table 3)
dreg	R15-R0, F15-F0; register file location
Ia	I7-I0; DAG1 index register
Mb	M7-M0; DAG1 modify register
Ic	I15-I8; DAG2 index register
Md	M15-M8; DAG2 modify register

Table 2: Condition and Termination Codes

Name	Description
eq	ALU equal to zero
ne	ALU not equal to zero
ge	ALU greater than or equal to zero
lt	ALU less than zero
le	ALU less than or equal to zero
gt	ALU greater than zero
ac	ALU carry
not ac	Not ALU carry
av	ALU overflow
not av	Not ALU overflow
mv	Multiplier overflow
not mv	Not multiplier overflow
ms	Multiplier sign
not ms	Not multiplier sign
sv	Shifter overflow
not sv	Not shifter overflow
SZ	Shifter zero
not sz	Not shifter zero
flag0_in	Flag 0
not flag0_in	Not Flag 0
flag1_in	Flag 1
not flag1_in	Not Flag 1
flag2_in	Flag 2
not flag2_in	Not Flag 2
flag3_in	Flag 3
not flag3_in	Not Flag 3
tf	Bit test flag
not tf	Not bit test flag
lce	Loop counter expired (DO UNTIL)
not lce	Loop counter not expired (IF)
forever	Always False (DO UNTIL)
true	Always True (IF)

In a conditional instruction, the execution of the entire instruction is based on the specified condition.

Table 3: Universal Registers

Name	Function
Register file	
R15-R0	Register file locations
Program Seque	ncer
PC*	Program counter; address of instruction currently
	executing
PCSTK	Top of PC stack
PCSTKP	PC stack pointer
FADDR*	Fetch address
DADDR*	Decode address
LADDR	Loop termination address, code; top of loop
	address stack
CURLCNTR	Current loop counter; top of loop count stack
LCNTR	Loop count for next nested counter-controlled loop
Data Address G	enerators
I7-I0	DAG1 index registers
M7-M0	DAG1 modify registers
L7-L0	DAG1 length registers
B7-B0	DAG1 base registers
I15-I8	DAG2 index registers
M15-M8	DAG2 modify registers
L15-L8	DAG2 length registers
B15-B8	DAG2 base registers
Bus Exchange	
PX1	PMD-DMD bus exchange 1 (16 bits)
PX2	PMD-DMD bus exchange 2 (32 bits)
PX	48-bit PX1 and PX2 combination
Timer	
TPERIOD	Timer period
TCOUNT	Timer counter
Memory Interfac	
DMWAIT	Wait state and page size control for data memory
DMBANK1	Data memory bank 1 upper boundary
DMBANK2	Data memory bank 2 upper boundary
DMBANK3	Data memory bank 3 upper boundary
DMADR*	Copy of last data memory address
PMWAIT	Wait state and page size control for program
	memory
PMBANK1	Program memory bank 1 upper boundary
PMADR*	Copy of last program memory address
System Register	
MODE1	Mode control bits for bit-reverse, alternate
	registers, interrupt nesting and enable, ALU
	saturation, floating-point rounding mode and
	boundary
MODE2	Mode control bits for interrupt sensitivity, cache
	disable and freeze, timer enable, and I/O flag
	configuration
IRPTL	Interrupt latch
IMASK	Interrupt mask
IMASKP	Interrupt mask pointer (for nesting)
ASTAT	Arithmetic status flags, bit test, I/O flag values, and
	compare accumulator
STKY	Sticky arithmetic status flags, circular buffer
	overflow flags, stack status flags (not sticky)
USTAT1	User status register 1
USTAT2	User status register 2
* read-only	

^{*} read-only

Refer to User's Manual for bit-level definitions of each register.



Table 4: ALU Compute Operations

Fixed-Point	Floating-Point
Rn = Rx + Ry	Fn = Fx + Fy
Rn = Rx - Ry	Fn = Fx - Fy
Rn = Rx + Ry, Rm = Rx - Ry	Fn = Fx + Fy, Fm = Fx - Fy
Rn = Rx + Ry + CI	Fn = ABS (Fx + Fy)
Rn = Rx - Ry + CI - 1	Fn = ABS (Fx - Fy)
Rn = (Rx + Ry)/2	Fn = (Fx + Fy)/2
COMP(Rx, Ry)	COMP(Fx, Fy)
Rn = -Rx	Fn = -Fx
Rn = ABS Rx	Fn = ABS Fx
Rn = PASS Rx	Fn = PASS Fx
Rn = MIN(Rx, Ry)	Fn = MIN(Fx, Fy)
Rn = MAX(Rx, Ry)	Fn = MAX(Fx, Fy)
Rn = CLIP Rx BY Ry	Fn = CLIP Fx BY Fy
Rn = Rx + CI	Fn = RND Fx
Rn = Rx + CI - 1	Fn = SCALB Fx BY Ry
Rn = Rx + 1	Rn = MANT Fx
Rn = Rx - 1	Rn = LOGB Fx
$Rn = Rx \ AND \ Ry$	Rn = FIX Fx BY Ry
Rn = Rx OR Ry	Rn = FIX Fx
Rn = Rx XOR Ry	Fn = FLOAT Rx BY Ry
Rn = NOT Rx	Fn = FLOAT Rx
	Fn = RECIPS Fx
	Fn = RSQRTS Fx
	Fn = Fx COPYSIGN Fy

Rn, Rx, Ry R15-R0; register file location, fixed-point Fn, Fx, Fy F15-F0; register file location, floating point

Table 5: Multiplier Compute Operations

```
Rn
                                                            = Fx * Fy
                                                    Fn
 MRF
 MRB
       = MRF \begin{vmatrix} +Rx * Ry (|S| |S| |F|) \\ = MRB \\ = MRF \end{vmatrix}
  Rn
                                                       Rn
                                                             = MRF
                                                       Rn
                                                            = MRB
  Rn
           MRF
 MRF =
                                                      MRF =
                                                                MRF
 MRB = MRB
                                                     MRB = MRB
  Rn
                                                       Rn
                                                            = RND MRF | (SF)
        = SAT MRF|| (SI)
                                                            = RND MRB | (UF)
       = SAT MRB || (UI)
                                                       Rn
 MRF = SAT MRF | (SF)
                                                      MRF = RND MRF
MRB = SAT MRB | (UF)
                                                     MRB = RND MRB
|MRF| = 0
MRB
 |MRxF| = Rn
                                                     Rn
                                                               MRxF
MRxB
                                                               MRxB
Rn, Rx, Ry R15-R0; register file location, fixed-point
Fn, Fx, Fy
          F15-F0; register file location, floating-point
MRxF
          MR2F, MR1F, MR0F; multiplier result accumulators, foreground
          MR2B, MR1B, MR0B; multiplier result accumulators, background
MRxB
         |y-input|
(|x-input|
                 data format, )
                   rounding
S
       Signed input
U
       Unsigned input
I
       Integer input(s)
F
       Fractional input(s)
FR
       Fractional inputs, Rounded output
(SF)
       Default format for 1-input operations
(SSF)
      Default format for 2-input operations
```



Table 6: Shifter and Shifter Immediate Compute Operations

Shifter	Shifter Immediate	
Rn = LSHIFT Rx BY Ry	Rn = LSHIFT Rx BY <data8></data8>	
Rn = Rn OR LSHIFT Rx BY Ry	Rn = Rn OR LSHIFT Rx BY <data8></data8>	
Rn = ASHIFT Rx BY Ry	Rn = ASHIFT Rx BY <data8></data8>	
Rn = Rn OR ASHIFT Rx BY Ry	Rn = Rn OR ASHIFT Rx BY <data8></data8>	
Rn = ROT Rx BY RY	Rn = ROT Rx BY < data8 >	
Rn = BCLR Rx BY Ry	Rn = BCLR Rx BY < data8 >	
Rn = BSET Rx BY Ry	Rn = BSET Rx BY < data8 >	
Rn = BTGL Rx BY Ry	Rn = BTGL Rx BY < data8 >	
BTST Rx BY Ry	BTST Rx BY <data8></data8>	
Rn = FDEP Rx BY Ry	Rn = FDEP Rx BY < bit6> : < len6>	
Rn = Rn OR FDEP Rx BY Ry	Rn = Rn OR FDEP Rx BY <bit6> : <len6></len6></bit6>	
Rn = FDEP Rx BY Ry (SE)	Rn = FDEP Rx BY < bit6> : < len6> (SE)	
Rn = Rn OR FDEP Rx BY Ry (SE)	Rn = Rn OR FDEP Rx BY (bit6> : <len6> (SE)</len6>	
Rn = FEXT Rx BY Ry	Rn = FEXT Rx BY <bit6> : <len6></len6></bit6>	
Rn = FEXT Rx BY Ry (SE)	Rn = FEXT Rx BY < bit6 > : < len6 > (SE)	
Rn = EXP Rx		
Rn = EXP Rx (EX)		
Rn = LEFTZ Rx		
Rn = LEFTO Rx		

Rn, Rx, Ry R15-R0; register file location, fixed-point

<bit6> : <len6> 6-bit immediate bit position and length values (for shifter immediate operations)

Table 7: Multifunction Compute Operations

F	ixed-Point
R	m = R3-0 * R7-4 (SSFR), Ra = R11-8 + R15-12
R	m = R3-0 * R7-4 (SSFR), Ra = R11-8 - R15-12
R	m = R3-0 * R7-4 (SSFR), Ra = (R11-8 + R15-12)/2
M	RF = MRF + R3-0 * R7-4 (SSF), Ra = R11-8 + R15-12
M	RF = MRF + R3-0 * R7-4 (SSF), RA = R11-8 - R15-12
M	RF = MRF + R3-0 * R7-4 (SSF), Ra = (R11-8 + R15-12)/2
R	m = MRF + R3-0 * R7-4 (SSFR), Ra = R11-8 + R15-12
R	m = MRF + R3-0 * R7-4 (SSFR), Ra = R11-8 - R15-12
R	m = MRF + R3-0 * R7-4 (SSFR), Ra = (R11-8 + R15-12)/2
M	RF = MRF - R3-0 * R7-4 (SSF), Ra = R11-8 + R15-12
M	RF = MRF - R3-0 * R7-4 (SSF), Ra = R11-8 - R15-12
M	RF = MRF - R3-0 * R7-4 (SSF), Ra = R11-8 + R15-12)/2
R	m = MRF - R3-0 * R7-4 (SSFR), Ra = R11-8 + R15-12
R	m = MRF - R3-0 * R7-4 (SSFR), Ra = R11-8 - R15-12
R	m = MRF - R3-0 * R7-4 (SSFR), Ra = (R11-8 + R15-12)/2
R	m = R3-0 * R7-4 (SSFR), Ra = R11-8 + R15-12,
	Rs = R11-8 - R15-12

Floating-Point	
Fm = F3-0 * F7-4,	Fa = F11-8 + F15-12
Fm = F3-0 * F7-4,	Fa = F11-8 - F15-12
Fm = F3-0 * F7-4,	Fa = FLOAT R11-8 by R15-12
Fm = F3-0 * F7-4,	Fa = FIX R11-8 by R15-12
Fm = F3-0 * F7-4,	Fa = (F11-8 + F15-12)/2
Fm = F3-0 * F7-4,	Fa = ABS F11-8
Fm = F3-0 * F7-4,	Fa = MAX (F11-8, F15-12)
Fm = F3-0 * F7-4,	Fa = MIN (F11-8 + F15-12)
Fm = F3-0 * F7-4,	Fa = F11-8 + F15-12,
	Fs = F11-8 - F15-12

Ra, Rm Any register file location (fixed-point) R3-0 R3, R2, R1, R0R7-4 R7, R6, R5, R4 R11, R10, R9, R8 R11-8 R15-12 R15, R14, R13, 12 Fa, Fm Any register file location (floating-point) F3-0 F3, F2, F1, F0 F7-4 F7, F6, F5, F4 F11-8 F11, F10, F9, F8

F15-12 F15, F14, F13, F12
(SSF) X-input signed, Y-input signed, fractional inputs
(SSFR) X-input signed, Y-input signed, fractional inputs,

rounded output



 $\ \, \textbf{Table 8: Interrupt Vector Addresses and Priorities} \\$

No	Vector Address (Hex)	Function
0	0x00	Reserved
1*	0x08	Reset
2	0x10	Reserved
3	0x18	Status stack or loop stack overflow or PC stack full
4	0x20	Timer = 0 (high priority option)
5	0x28	IRQ3 asserted
6	0x30	IRQ2 asserted
7	0x38	IRQ1 asserted
8	0x40	IRQ0 asserted
9	0x48	Reserved
10	0x50	Reserved
11	0x58	DAG 1 circular buffer 7 overflow
12	0x60	DAG 2 circular buffer 15 overflow
13	0x68	Reserved
14	0x70	Timer = 0 (low priority option)
15	0x78	Fixed-point overflow
16	0x80	Floating-point overflow
17	0x88	Floating-point underflow
18	0x90	Floating-point invalid operation
19-23	0x98-0xB8	Reserved
24-31	0xC0-OxF8	User software interrupts

^{*} Nonmaskable



TSC21020F – Specifications

Recommended Operating Conditions

Donomoton		Mil F	T I *4	
	Parameter	Min	Max	Unit
V _{DD}	Supply Voltage	4.50	5.50	V
T _{AMB}	Ambient Operating Temperature	-55	+125	°C

Electrical Characteristics

	Parameter	Test Conditions	Min	Max	Unit
V_{IH}	Hi-Level Input Voltage ¹	$V_{DD} = max$	2.0		V
V _{IHCR}	Hi-Level Input Voltage ^{2, 12}	$V_{DD} = max$	3.0		V
V_{IL}	Lo-Level Input Voltage ^{1, 12}	$V_{DD} = min$		0.8	V
V_{ILC}	Lo-Level Input Voltage ²	$V_{DD} = \min$		0.6	V
V_{OH}	Hi-Level Output Voltage ^{3, 11}	$V_{DD} = min, I_{OH} = -1.0 \text{ mA}$	2.4		V
V_{OL}	Lo-Level Output Voltage ^{3, 11}	$V_{DD} = min, I_{OL} = 4.0 \text{ mA}$		0.4	V
I_{IH}	Hi-Level Input Current ^{4, 5}	$V_{DD} = max$, $V_{IN} = V_{DD} max$		10	μΑ
$I_{\rm IL}$	Lo-Level Input Current ⁴	$V_{DD} = max, V_{IN} = 0 V$		10	μA
I_{ILT}	Lo-Level Input Current ⁵	$V_{DD} = max, V_{IN} = 0 V$		350	μA
I_{OZH}	Tristate Leakage Current ⁶	$V_{DD} = max$, $V_{IN} = V_{DD} max$		10	μA
I_{OZL}	Tristate Leakage Current ⁶	$V_{DD} = max, V_{IN} = 0 V$		10	μA
I_{DDIN}	Supply Current (Internal) ⁷	$t_{CK} = 50 \text{ ns}, V_{DD} = \text{max}, V_{IHCR} = 3.0 \text{ V},$		430	mA
		$V_{IH} = 2.4 \text{ V}, V_{IL} = V_{ILC} = 0.4 \text{ V}$			
I _{DDIDLI}	E Supply Current (Idle) ⁸	$V_{DD} = max$, $V_{IN} = 0$ V or V_{DD} max		100	mA
C_{IN}	Input Capacitance ^{9, 10}	$f_{IN} = 1 \text{ MHz}, T_{CASE} = 25^{\circ}\text{C}, V_{IN} = 2.5 \text{ V}$		10	pF

NOTES

- 1. Applies to: PMD47-0, PMACK, PMTS, DMD39-0, DMACK, DMTS, IRQ3-0, FLAG3-0, BR, TMS, TDI.
- 2. Applies to: CLKIN, TCK.
- 3. Applies to: PMA23-0, PMD47-0, PMS1-0, PMRD, PMWR, PMPAGE, DMA31-0, DMD39-0, DMS3-0, DMRD, DMWR, DMPAGE, FLAG3-0, TIMEXP, BG.
- $4. \quad \text{Applies to}: PMACK, \overline{PMTS}, DMACK, \overline{DMTS}, \overline{IRQ} \\ 3-0, \overline{BR}, CLKIN, \overline{RESET}, TCK.$
- 5. Applies to : TMS, TDI, \overline{TRST} .
- 6. Applies to: PMA23-0, PMD47-0, PMS1-0, PMRD, PMWR, PMPAGE, DMA31-0, DMD39-0, DMS3-0, DMRD, DMWR, DMPAGE, FLAG3-0, TDO.
- 7. Applies to IVDD pins. At t_{CK} = 50 ns, I_{DDIN} (typical) = 350 mA. See "Power Dissipation" for calculation of external (EVDD) supply current for total supply current.
- 8. Applies to IVDD pins. Idle refers to TSC21020F state of operation during execution of the IDLE instruction.
- 9. Guaranteed but not tested.
- 10. Applies to all signal pins.
- 11. Although specified for TTL outputs, all TSC21020F outputs are CMOS-compatible and will drive to V_{DD} and GND assuming no dc loads.
- 12. Applies to \overline{RESET} , \overline{TRST} .

Absolute Maximum Ratings*

	O
Supply Voltage	0.5 V to + 7 V
Input Voltage	-0.5 V to VDD $+0.5$ V
Output Voltage Swing	-0.5 V to VDD + 0.5 V
Load Capacitance	200 pF
Operating Temperature Range (Ambient)	-55° C to $+ 125^{\circ}$ C
Storage Temperature Range	65°C to + 150°C

^{*} Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



ESD Sensitivity

The TSC21020F features proprietary input protection circuitry to dissipate high–energy discharges (Human Body Model). Per method 3015 of MIL–STD–883, the TSC21020F has been classified as a Class 2 devices, with the ability to withstand up to 2000V ESD.

Prosper ESD precautions are strongly recommended to

avoid functional damage or performance degradation. Charges readily accumulate on the human body and test equipment and discharge without detection. Unused devices must be stored in conductive foam or shunts, and the foam should be discharged to the destination socket before devices are removed.

TIMING PARAMETERS


General Notes

See Figure 15 on page 25 for voltage reference levels. Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, you cannot meaningfully add parameters to derive other specifications.

Clock Signal

Donomoton	20 M	T1	
Parameter	Min	Max	Unit
Timing Requirement			
$ \begin{array}{ll} T_{CK} & \text{CLKIN Period} \\ t_{CKH} & \text{CLKIN Width High} \\ t_{CKL} & \text{CLKIN Width Low} \end{array} $	50 10 10	150	ns ns ns

Figure 3. Clock






Reset

Parameter		ИHz	Frequency Dependency*		Unit
	Min	Max	Min	Max	
Timing Requirement					
t_{WRST}^{1} RESET Width Low t_{SRST}^{2} RESET Setup before CLKIN High	200 29	50	4t _{CK} 29 + DT/2	30	ns ns

NOTES

- * DT = $t_{CK} 50 \text{ ns}$
- 1. Applies after the power-up sequence is complete. At power up, the Internal Phase Locked Loop requires no more than 1000 CLKIN cycles while RESET is low, assuming stable V_{DD} and CLKIN (not including clock oscillator start-up time).
- 2. Specification only applies in cases where multiple TSC21020F processors are required to execute in program counter lock-step (all processors start execution at location 8 in the same cycle). See the Hardware Configuration chapter of the ADSP-21020 User's Manual from Analog Devices for reset sequence information.

Figure 4. Reset




Interrupts

Parameter	20 MHz Min	Frequency Dependency*	Unit
Timing Requireent	20	20 · 2DT/4	
t _{SIR} IRQ3-0 Setup before CLKIN High t _{HIR} IRQ3-0 Hold after CLKIN High	38	38 + 3DT/4	ns ns
t_{IPW} $\overline{\text{IRQ3-0}}$ Pulse Width	55	t _{CK} + 5	ns

NOTES

Meeting setup and hold guarantees interrupts will be latched in that cycle. Meeting the pulse width is not necessary if the setup and hold is met. Likewise, meeting the setup and hold is not necessary if the pulse width is met. See the Hardware Configuration chapter of the *ADSP-21020 User's Manual* from Analog Devices for interrupt servicing information.




^{*} $DT = t_{CK} - 50 \text{ ns}$



Timer

Parameter	20 MHz Max	Frequency Dependency* Min Max	Unit
Switching Characteristic:			
t _{DTEX} CLKIN High to TIMEXP	24		ns

Figure 6. TIMEXP



 $[\]begin{aligned} &NOTES\\ * &DT = t_{CK} - 50 \ ns \end{aligned}$




Flags

Parameter		20 I	MHz	Frequency Dependency*		Unit
		Min	Max	Min	Max	
Timing Requ	uirement ¹					
t _{SFI} FLA	AG3-0 _{IN} Setup before CLKIN High	19		19 + 5DT/16		ns
t _{HFI} FLA	AG3-0 _{IN} Hold after CLKIN High	0			12 + 7DT/16	ns
t _{DWRFI} FLA	$AG3-0_{IN}$ Delay from \overline{xRD} , \overline{xWR} Low		12			ns
t _{HFIWR} FLA	AG3-0 _{IN} Hold after \overline{xRD} , \overline{xWR}	0				ns
Dea	asserted					
Switching Ci	Characteristic Control of the Contro					
t _{DFO} FLA	AG3-0 _{OUT} Delay from CLKIN High		24			ns
t _{HFO} FLA	AG3-0 _{OUT} Hold after CLKIN High	5				ns
2102	KIN High to FLAG3-0 _{OUT} Enable ⁽²⁾	1				ns
t _{DFOD} CLI	KIN High to FLAG3-0 _{OUT} Disable		24			ns

NOTES

- * $DT = t_{CK} 50 \text{ ns}$ 1. Flag inputs meeting these setup and hold times will affect conditional operations in the next instruction cycle. See the Hardware Configuration chapter of the ADSP-21020 User's Manual from Analog Devices for additional flag servicing information.
- 2. guaranteed by design





Bus Request/Bus Grant

Parameter		20 N	MHz	Frequency Dependency*		Unit
		Min	Max	Min	Max	
Timing R	equirement equipment					
t _{HBR} t _{SBR}	BR Hold after CLKIN High BR Setup before CLKIN High	0 18		18+5DT/16		ns ns
Switching	g Characteristic					
t _{DMDBGI} t _{DME}	Memory Interface Disable to \overline{BG} Low ⁽¹⁾ CLKIN High to Memory Interface Enable	-2 25		25 + DT/2		ns ns
t_{DBGL} t_{DBGH}	CLKIN High to \overline{BG} Low CLKIN High to \overline{BG} High		22 22			ns ns


NOTES

Memory Interface = PMA23-0, PMD47-0, <u>PMS1-0</u>, <u>PMRD</u>, <u>PMWR</u>, PMPAGE, DMA31-0, DMD39-0, <u>DMS3-0</u>, <u>DMRD</u>, <u>DMWR</u>, DMPAGE. Buses are not granted until completion of current memory access.

See the Memory Interface chapter of the ADSP-21020 User's Manual from Analog Devices for BG, BR cycle relationships.

1. guaranteed by design

Figure 8. Bus Request/Bus Grant



^{*} $DT = t_{CK} - 50 \text{ ns}$



External Memory Three-State Control

Parameter		20 MHz		Frequency Dependency*		Unit
		Min	Max	Min	Max	
Timing R	Requirement					
t _{STS} t _{DADTS} t _{DSTS}	\overline{xTS} , Setup before CLKIN High \overline{xTS} Delay after Address, Select \overline{xTS} Delay after \overline{XRD} , \overline{XWR} Low	14	50 28 16	14 +DT/4	t_{CK} $28 + 7DT/8$ $16 + DT/2$	ns ns ns
Switchin	g Characteristic					
t _{DTSD}	Memory Interface Disable before CLKIN High	0		DT/4		ns
t _{DTSAE}	xTS High to Address, Select Enable	0				ns


NOTES

xTS should only be asserted (low) during an active memory access cycle.

Memory Interface = PMA23-0, PMD47-0, PMS1-0, PMRD, PMWR, PMPAGE, DMA31-0, DMD39-0, DMS3-0, DMRD, DMWR, DMPAGE. Address = PMA23-0, DMA31-0, Select = $\overline{PMS1-0}$, $\overline{DMS3-0}$.

x = PM or DM.

Figure 9. External Memory Three-State Control



 $DT = t_{CK} - 50 \text{ ns}$



Memory Read

Parameter		20 1	MHz	_	uency dency*	Unit
		Min	Max	Min	Max	
Timing R	equirement					
t_{DAD}	Address, Select to Data Valid		37		37 + DT	ns
t _{DRLD}	xRD Low to Data Valid		24		24 + 5DT/8	ns
t _{HDA}	Data Hold from Address, Select	0				ns
t _{HDRH}	Data Hold from xRD High	-1				ns
t_{DAAK}	xACK Delay from Address		27		27 + 7DT/8	ns
t_{DRAK}	xACK Delay from \overline{xRD} Low		15		15 + DT/2	ns
t_{SAK}	xACK Setup before CLKIN High	14		14 + DT/4		ns
t _{HAK}	xACK Hold after CLKIN High	0				ns
Switching	g Characteristic					
t _{DARL}	Address, Select to \overline{xRD} Low	8		8 + 3DT/8		ns
t _{DAP}	xPAGE Delay from Address, Select		1			ns
t_{DCKRL}	CLKIN High to xRD Low	16	26	16 + DT/4	26 + DT/4	ns
t_{RW}	xRD Pulse Width	26		26 + 5DT/8		ns
t_{RWR}	\overline{xRD} High to \overline{xRD} , \overline{xWR} Low	17		17 + 3DT/8		ns

NOTES

x = PM or DM; Address = PMA23-0, DMA31-0; Data = PMD47-0, DMD39-0; $Select = \overline{PMS1-0}$, $\overline{DMS3-0}$.




Figure 10. Memory Read

^{*} $DT = t_{CK} - 50 \text{ ns}$



Memory Write

	Parameter	20 N	ИHz	Frequ Depend	Unit	
		Min	Max	Min	Max	
Timing R	equirement					
t_{DAAK} t_{DWAK} t_{SAK} t_{HAK}	xACK Delay from Address, Select xACK Delay from xWR Low xACK Setup before CLKIN High xACK Hold after CLKIN High	14 0	27 15	14 + DT/4	27 + 7DT/8 15 + DT/2	ns ns ns ns
Switching	g Characteristic					
tdawh tdawl tww tddwh tddwh thdwh tdap tdckwl	Address, Select to \overline{xWR} Deasserted Address, Select to \overline{xWR} Low \overline{xWR} Pulse Width Data Setup before \overline{xWR} High Address, Select Hold after \overline{xWR} Deasserted Data Hold after \overline{xWR} Deasserted \overline{xWR} Deasserted \overline{xWR} Deasserted CLKIN High to \overline{xWR} Low	37 11 26 23 1 0	1 26	37 + 15DT/16 11 + 3DT/8 26 + 9DT/16 23 + DT/2 1 + DT/16 DT/16 16 + DT/4	26 + DT/4	ns ns ns ns ns
$t_{\rm WWR}$ $t_{\rm DDWR}$ $t_{\rm WDE}$	\overline{xWR} High to \overline{xWR} or \overline{xRD} Low Data Disable before \overline{xWR} or \overline{xRD} Low \overline{xWR} Low to Data Enabled	17 13 0		17 + 7DT/16 13 + 3DT/8 DT/16		ns ns ns

NOTES

- $DT = t_C 50 \text{ ns}$
- 1. See "System Hold Time Calculation" in "Test Conditions" section for calculating hold times given capacitive and DC loads. x = PM or DM; Address = PMA23-0, DMA31-0; Data = PMD47-0, DMD39-0; Select = $\overline{PMS1-0}$, $\overline{DMS3-0}$; guaranteed by design.




Figure 11. Memory Write



IEEE 1149.1 Test Access Port

	Parameter	20 1	MHz	Frequ Depend	Unit	
		Min	Max	Min	Max	
Timing R	equirement					
tTCK tSTAP tHTAP tSSYS tHSYS tTRSTW	TCK Period TDI, TMS Setup before TCK High TDI, TMS Hold after TCK High System Inputs Setup before TCK High System Inputs Hold after TCK High TRST Pulse Width	50 5 6 7 9 200		t _{CK}		ns ns ns ns ns
Switching	g Characteristic					
$t_{ m DTDO} \ t_{ m DSYS}$	TDO Delay from TCK Low System Outputs Delay from TCK Low		15 26			ns ns

NOTES

System Inputs = PMD47-0, PMACK, PMTS, DMD39-0, DMACK, DMTS, CLKIN, IRQ3-0, RESET, FLAG3-0, BR.

System Outputs = PMA23-0, PMS1-0, PMRD, PMRD, PMWR, PMD47-0, PMPAGE, DMA31-0, DMS3-0, DMRD, DMWR, DMPAGE, FLAG3-0, BG, TIMEXP

See the IEEE 1149.1 Test Access Port chapter of the ADSP-21020 User's Manual from Analog Devices for further detail.




Figure 12. IEEE 1149.1 Test Access Port

^{*} $DT = t_{CK} - 50 \text{ ns}$



REFERENCE SIGNAL ^t MEASURED t _{DIS} VOH (MEASURED) V_{OH (MEASURED)} 2.07 ^Voh (Measured) −∆V OUTPUT OL (MEASURED) + AV 1.0V VOL (MEASURED) V_{OL (MEASURED)} TDECAY HIGH-IMPEDANCE STATE. TEST CONDITIONS **OUTPUT STOPS DRIVING OUTPUT STARTS DRIVING CAUSE THIS VOLTAGE LEVEL TO BE** APPROXIMATELY 1.5 V.

Figure 13. Output Enable/Disable

Test Conditions

Output Disable Time

Output pins are considered to be disable when they stop driving, go into a high-impedance state, and start to decay from their output high or low voltage. The time for the voltage on the bus to decay by ΔV is dependent on the capacitive load, C_L , and the load current, $I_L.$ It can be approximated by the following equation :

$$t_{DECAY} = \frac{C_L \Delta V}{I_L}$$


The output disable time (t_{DIS}) is the difference between $t_{MEASURED}$ and t_{DECAY} as shown in Figure 13. The time $t_{MEASURED}$ is the interval from when the reference signal switches to when the output voltage decays ΔV from the measured output high or output low voltage. t_{DECAY} is calculated with ΔV equal to 0.5 V, and test loads C_L and I_L .

Output Enable Time

Output pins are considered to be enabled when they have made a transition from a high-impedance state to when they start driving. The output enable time $(t_{\rm ENA})$ is the

interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in the Output Enable /Disable diagram. If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.

Figure 14. Equivalent Device Loading for AC Measurements (Includes all Fixtures)



*AC TIMING SPECIFICATIONS ARE CALCULATED FOR 100pF
DERATING ON THE FOLLOWING PINS: PMA23-0, PMS1-0, PMRD,
PMWR, PMPAGE, DMA31-0, DMS3-0, DMRD, DMWR, DMPAGE



Example System Hold Time Calculation

To determine the data output hold time in a particular system, first calculate t_{DECAY} using the above equation. Choose ΔV to be the difference between the TSC21020F's output voltage and the input threshold for the device requiring the hold time. A typical ΔV will be 0.4 V. C_L is the total bus capacitance (per data line), and I_L is the total leakage or three-state current (per data line). The hold time will be t_{DECAY} plus the minimum disable time (i.e. t_{HDWD} for the write cycle).

Figure 15. Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)




Capacitive Loading

Output delays are based on standard capacitive loads: 100 pF on address, select, page and strobe pins, and 50 pF on all others (see Figure 14). For different loads, these timing parameters should be derated. See the Hardware Configuration chapter of the *ADSP-21020 User's Manual* from Analog Devices for further information on derating of timing specifications.


Figures 16 and 17 show how the output rise time varies with capacitance. Figures 18 and 19 show how output delays vary with capacitance. Note that the graphs may not be linear outside the ranges shown.

Figure 16. Typical Output Rise Time vs. Load Capacitance (at Maximum Case Temperature)




Note: (1) OUTPUT PINS \overline{BG} , TIMEXP, PMD47–0, DMD39–0, FLAG3–0

Figure 17. Typical Output Rise Time vs. Load Capacitance (at Maximum Case Temperature)



Note: (1) OUTPUT PINS PMA23-0, PMS1-0, PMPAGE, DMA31-0, DMS3-0, DMPAGE, TDO, PMRD, PMWR, DMRD, DMWR


Figure 18. Typical Output Delay or Hold vs. Load Capacitance (at Maximum Case Temperature)



Note: (1) OUTPUT PINS \overline{BG} , \overline{TIMEXP} , FLAG3-0, PMD47-0, DMD39-0



Figure 19. Typical Output Delay or Hold vs. Load Capacitance (at Maximum Case Temperature)



(1) OUTPUT PINS PMA-23, PMSI-0, PMPAGE, DMA31-0, DMS3-0, DMPAGE, TDO, PMRD, PMWR, DMRD, DMWR

Environmental Conditions

The TSC21020F is available in a Ceramic Pin Grid Array (CPGA) and in a multilayer quad flat package with flat leads (MQFPF).

The CPGA package uses a cavity-down configuration which gives it favorable thermal characteristics. The top surface of the package contains a raised copper slug from which much of the die heat is dissipated. The slug provides a surface for mounting a heat sink (if required).

The military range TSC21020F is specified for operation at T_{AMB} of $-55^{\circ}C$ to + 125°C. Maximum T_{CASE} (case temperature) can be calculated from the following equation :

$$T_{CASE} = T_{AMB} + (PD \times \theta_{CA})$$

where PD is power dissipation and θ_{CA} is the case-to-ambient thermal resistance. The value of PD depends on your application; the method for calculating PD is shown under "Power Dissipation" below. θ_{CA} varies with airflow. Table 9 shows a range of θ_{CA} values.

The TSC 21020F is also available in a 256-pin MQFPF

package (Ceramic). The package uses a cavity-up configuration.

Table 9 : Maximum θ_{CA} for Various Airflow Values

Airflow (m/s)	0	0.5	1	1.5
MQFPF	31.5°C/W	25°C/W	21.5°C/W	19°C/W
CPGA	14.5°C/W	11.2°C/W	8.8°C/W	7.8°C/W

NOTES

 θ_{JC} is 1°C/W for CPGA.

 θ_{JC} is 0.3°C/W for MQFPF.

Maximum recommended T_I is 130°C.

As per method 1012 MIL-STD-883. Ambient temperature: 25°C.

Power : 3.5 W.

Power Dissipation

Total power dissipation has two components: one due to internal circuitry and one due to the switching of external output drivers. Internal power dissipation is dependent on the instruction execution sequence and the data values involved. Internal power dissipation is calculated in the following way:

$$P_{INT} = I_{DDIN} \times V_{DD}$$

The external component of total power dissipation is caused by the switching of output pins. Its magnitude depends on :

- 1) the number of output pins that switch during each cycle (O),
- 2) the maximum frequency at which they can switch (f),
- 3) their load capacitance (C), and
- 4) their voltage swing (V_{DD}).

It is calculated by:

$$P_{EXT} = O \times C \times V_{DD}^2 \times f$$

The load capacitance should include the processor's package capacitance ($C_{\rm IN}$). The switching frequency includes driving the load high and then back low. Address and data pins can drive high and low at a maximum rate of $1/(2t_{\rm CK})$. The write strobes can switch every cycle at a frequency of $1/t{\rm CK}$. Select pins switch at $1/(2t_{\rm CK})$, but 2 DM and 2 PM selects can switch on each cycle. If only one bank is accessed, no select line will switch.



Example:

Estimate P_{EXT} with the following assumptions:

- A system with one RAM bank each of PM (48 bits) and DM (32 bits).
- 32 K × 8 RAM chips are used, each with a load of 10 pF.
- Single-precision mode is enabled so that only 32 data pins can switch at once.
- PM and DM writes occur every other cycle, with 50 % of the pins switching.
- The instruction cycle rate is 20 MHz ($t_{CK} = 50 \text{ ns}$) and $V_{DD} = 5.0 \text{ V}$.

The P_{EXT} equation is calculated for each class of pins that can drive :

Pin Type	# Pins	% Switch	×C	×f	$\times V_{DD}^2$	P _{EXT}
PMA	15	50	68 pF	5 MHz	25 V	0.064 W
PMS	2	0	68 pF	5 MHz	25 V	0.000 W
PMWR	1	_	68 pF	10 MHz	25 V	0.017 W
PMD	32	50	18 pF	5 MHz	25 V	0.036 W
DMA	15	50	48 pF	5 MHz	25 V	0.045 W
DMS	2	0	48 pF	5 MHz	25 V	0.000 W
DMWR	1	_	48 pF	10 MHz	25 V	0.012 W
DMD	32	50	18 pF	5 MHz	25 V	0.036 W

 $P_{\text{EXT}} = 0.210 \text{ W}$

A typical power consumption can now be calculated for this situation by adding a typical internal power dissipation:

$$\begin{aligned} P_{TOTAL} &= P_{EXT} + (5 \ V \times I_{DDIN} \ (typ)) = 0.210 + 1.15 \\ &= 1.36 \ W \end{aligned}$$

Note that the conditions causing a worst case P_{EXT} are different from those causing a worst case P_{INT} . Maximum P_{INT} cannot occur while 100 % of the output pins are switching from all ones to all zeros. Also note that it is not common for a program to have 100 % or even 50 % of the outputs switching simultaneously.

Power and Ground Guidelines

To achieve its fast cycle time, including instruction fetch, data access, and execution, the TSC21020F is designed with high speed drivers on all output pins. Large peak currents may pass through a circuit board's ground and

power lines, especially when many output drivers are simultaneously charging or discharging their load capacitances. These transient currents can cause disturbances on the power and ground lines. To minimize these effects, the TSC21020F provides separate supply pins for its internal logic (IGND and IVDD) and for its external drivers (EGND and EVDD).

All GND pins should have a low impedance path to ground. A ground plane is required in TSC21020F systems to reduce this impedance, minimizing noise.

The EVDD and IVDD pins should be bypassed to the ground plane using approximately 14 high-frequency capacitors (0.1 μF ceramic). Keep each capacitor's lead and trace length to the pins as short as possible. This low inductive path provides the TSC21020F with the peak currents required when its output drivers switch. The capacitors' ground leads should also be short and connect directly to the ground plane. This provides a low impedance return path for the load capacitance of the TSC21020F's output drivers.

If a V_{DD} plane is not used, the following recommendations apply. Traces from the + 5 V supply to the 10 EVDD pins should be designed to satisfy the minimum V_{DD} specification while carrying average dc currents of $[I_{DDEX}/10 \times (\text{number of EVDD pins per trace})]$. I_{DDEX} is the calculated external supply current. A similar calculation should be made for the four IVDD pins using the I_{DDIN} specification. The traces connecting + 5 V to the IVDD pins should be separate from those connecting to the EVDD pins.

A low frequency bypass capacitor (20 μF tantalum) located near the junction of the IVDD and EVDD traces is also recommended.

Target System Requirements For Use Of EZ-ICE Emulator

The ADSP-21020 EZ-ICE uses the IEEE 1149.1 JTAG test access port of the TSC21020F to monitor and control the target board processor during emulation. The EZ-ICE probe requires that CLKIN, TMS, TCK, TRST, TDI, TDO, and GND be made accessible on the target system via a 12-pin connector (pin strip header) such as that shown in Figure 20. The EZ-ICE probe plugs directly onto this connector for chip-on-board emulation; you must add this connector to your target board design if you intend to use the ADSP-21020 EZ-ICE. Figure 21 shows the dimensions of the EZ-ICE probe; be sure to allow



enough space in your system to fit the probe onto the 12-pin connector.

Figure 20. Target Board Connector for EZ-ICE Emulator (Jumpers In Place)





Figure 21. EZ-ICE Probe



The 12-pin, 2-row pin strip header is keyed at the Pin 1 location – you must clip Pin 1 off of the header. The pins

must be 0.025 inch square and at least 0.20 inch in length. Pin spacing is 0.1×0.1 inches.

The tip of the pins must be at least 0.10 inch higher than the tallest component under the probe to allow clearance for the bottom of the probe. Pin strip headers are available from vendors such as 3M, Mc Kenzie, and Samtec.

The length of the traces between the EZ-ICE probe connector and the TSC21020F test access port pins should be less than 1 inch. Note that the EZ-ICE probe adds two TTL loads to the CLKIN pin of the TSC21020F.

The BMTS, BTCK, BTRST, and BTDI signals are provided so that the test access port can also be used for board-level testing. When the connector is not being used for emulation, place jumpers between the BXXX pins and the XXX pins as shown in Figure 20. If you are not going to use the test access port for board test, tie BTRST to GND and tie or pull up BTCK to VDD. The TRST pin must be asserted (pulsed low) after power up (through BTRST on the connector) or held low for proper operation of the TSC21020F.





	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	_
υ	PMA17	PMA20	TMS	EGND	тск	EVDD	RCOMP	EGND	PMACK	EVDD	PMWR	EGND	PMD44	EGND	PMD40	PMD39	PMD35	PMD31	U
т	EGND	PMA19	PMA23	PMS1	TRST	DMWR	DMACK	CLKIN	NC	NC	PMTS	PMD45	PMD42	NC	PMD37	PMD32	PMD30	PMD27] -
s	PMA11	PMA14	PMA18	PMA22	PMPAGE	TDI	DMTS	DMRD	NC	PMRD	PMD47	PMD43	PMD41	PMD36	PMD34	PMD28	PMD26	PMD21	s
R	EGND	PMA10	PMA15	PMA16	PMA21	PMS0	TDO	IGND	RESET	IVDD	PMD46	IGND	PMD38	PMD33	PMD29	PMD25	PMD23	EGND	R
Р	PMA8	РМА9	PMA13	PMA12									•		PMD24	PMD22	PMD19	PMD18	P
N	EVDD	PMA5	PMA6	PMA7											PMD20	PMD17	PMD16	EVDD	N
м	PMA1	PMA4	РМАЭ	PMA2											PMD15	PMD14	PMD13	PMD12	
L	EGND	PMAO	TIMEXP	IGND											IGND	PMD10	PMD11	EGND	
к	EVDD	NC	IRQ2	ĪRQ3		ADSP-21020								PMD6	PMD7	PMD8	PMD9	ĸ	
J	EVDD	IRQ0	IRQ1	IVDD						VIEW DOWN)					IVDD	PMD2	PMD5	EVDD],
н	EGND	FLAG2	FLAG0	FLAG1											DMD1	DMDo	PMD3	PMD4	н
G	FLAG3	DMA1	DMA0	IGND											IGND	DMD3	NC	EGND	G
F	DMA2	DMA3	DMA4	DMA5											DMD9	DMD6	PMD0	PMD1	F
ε	DMA6	DMA7	DMA8	DMA10											DMD13	DMD10	DMD2	EGND	E
D	DMA9	DMA11	DMA12	DMA15	DMA19	DMA23	DMA27	IGND	DMS0	IVDD	DMD36	DMD31	DMD27	DMD22	DMD17	DMD11	DMD5	DMD4	
С	DMA13	DMA14	DMA18	DMA20	DMA24	DMA28	DMA31	DMS1	NC	DMD38	DMD35	DMD30	DMD28	DMD24	DMD20	DMD15	DMD8	DMD7	С
В	DMA16	DMA17	DMA21	DMA25	DMA26	DMA30	DMPAGE	DMS3	DMD39	DMD37	DMD33	DMD32	DMD26	DMD25	DMD21	DMD18	DMD14	DMD12	В
A	BR	BG	DMA22	EGND	DMA29	EVDD	DMS2	EGND	DMD34	EVDD	DMD29	EGND	DMD23	EVDD	DMD19	EGND	DMD16		A
	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	,



	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	
U	PMD31	PMO35	PMD39	PMD40	EGND	PMD44	EGND	PMWR	EVDD	PMACK	EGND	RCOMP	EVOD	тск	EGND	TMS	PMA20	PMA17	U
т	PMD27	РМД30	PMD32	PMD37	NC	PMD42	PMD45	PMTS	NC	NC	CLKIN	DMACK	DMWR	TRST	PMS1	PMA23	PMA19	EGND	т
s	PMD21	PMD26	PMD28	PMD34	PMD36	PMD41	PMD43	PMD47	PMRD	NC	DMRD	DMTS	TDI	PMPAGE	PMA22	PMA18	PMA14	PMA11	s
R	EGND	PMD23	PMD25	PMD29	PMD33	РМО38	IGND	PMD46	IVDD	RESET	IGND	TDO	PMS0	PMA21	PMA16	PMA15	PMA10	EGND	R
Р	PMD18	PMD19	PMD22	PMD24								•			PMA12	PMA13	РМАЭ	PMA8	Р
N	EVDD	PMD16	PMD17	PMD20											PMA7	PMA6	PMA5	EVDD	N
м	PMD12	PMD13	PMD14	PMD15											PMA2	PMA3	PMA4	PMA1	м
L.	EGND	PMD11	PMD10	IGND											IGND	TIMEXP	PMAO	EGND	L
ĸ	PMD9	PMD8	PMD7	PMD6					ADSF	P-2102	0				ĪRQ3	IRQ2	NC	EVDD	к
J	EVDD	PMD5	PMD2	IVDD						OM VIEV IS UP)	v				IVDO	IRQ1	IRQO	EVDD	J
н	PMD4	PMD3	DMD0	DMD1											FLAG1	FLAG0	FLAG2	EGND	н
G	EGND	NC	DMD3	IGND											IGND	DMAO	DMA1	FLAG3	G
F	PMD1	PMD0	DMD6	DMD9								•			DMAS	DMA4	DMA3	DMA2	F
ε	EGND	DMD2	DMD10	DMD13											DMA10	DMA8	DMA7	DMA6	E
D	DMD4	DMD5	DMD11	DMD17	DMD22	DMD27	DMD31	DMD36	IVDD	DMSo	IGND	DMA27	DMA23	DMA19	DMA15	DMA12	DMA11	DMA9	D
С	DMD7	DMD8	DMD15	DMD20	DMD24	DMD28	DMD30	DMD35	DMD38	NC	DMS1	DMA31	DMA28	DMA24	DMA20	DMA18	DMA14	DMA13	С
8	DMD12	DMD14	DMD18	DMD21	DMD25	DMD26	DMD32	DMD33	OMD37	DMD39	DMS3	DMPAGE	DMA30	DMA26	DMA25	DMA21	DMA17	DMA16	В
А		DMD16	EGND	DMD19	EVDD	DMD23	EGND	DMD29	EVDD	DMD34	EGND	DMS2	EVDD	DMA29	EGND	DMA22	₿Ġ	BR	Α
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	•




PGA LOCATION	PIN NAME	PGA LOCATION	PIN NAME	PGA LOCATION	PIN NAME	PGA LOCATION	PIN NAME
G16	DMA0	B5	DMD25	K1	PMD9	L16	TIMEXP
G17	DMA1	B6	DMD26	L3	PMD10	U12	RCOMP
F18	DMA2	D6	DMD27	L2	PMD11	T11	CLKIN
F17	DMA3	C6	DMD28	M1	PMD12	T14	TRST
F16	DMA4	A8	DMD29	M2	PMD13	R12	TD0
F15	DMA5	C7	DMD30	M3	PMD14	S13	TDI
E18	DMA6	D7	DMD31	M4	PMD15	U16	TMS
E17	DMA7	B7	DMD32	N2	PMD16	U14	TCK
E16	DMA8	B8	DMD33	N3	PMD17	H18	EGND
D18	DMA9	A10	DMD34	P1	PMD18	A3	EGND
E15	DMA10	C8	DMD35	P2	PMD19	A7	EGND
D17	DMA11	D8	DMD36	N4	PMD20	A11	EGND
D16	DMA12	B9	DMD37	S1	PMD21	A15	EGND
C18	DMA13	C9	DMD38	P3	PMD22	E1	EGND
C17	DMA14	B10	DMD39	R2	PMD23	G1	EGND
D15	DMA15	D10	DMS0	P4	PMD24	L1	EGND
B18	DMA16	C11	DMS1	R3	PMD25	L18	EGND
B17	DMA17	A12	DMS2	S2	PMD26	R1	EGND
C16	DMA18	B11	DMS3	T1	PMD27	R18	EGND
D14	DMA19	T13	DMWR	S3	PMD28	T18	EGND
C15	DMA20	S11	DMRD	R4	PMD29	U5	EGND
B16	DMA21	B12	DMPAGE	T2	PMD30	U7	EGND
A16	DMA22	S12	DMTS	U1	PMD31	U11	EGND
D13	DMA23	T12	DMACK	T3	PMD32	U15	EGND
C14	DMA24	L17	PMA0	R5	PMD33	D11	IGND
B15	DMA25	M18	PMA1	S4	PMD34	G4	IGND
B14	DMA26	M15	PMA2	U2	PMD35	G15	IGND
D12	DMA27	M16	PMA3	S5	PMD36	L4	IGND
C13	DMA28	M17	PMA4	T4	PMD37	L15	IGND
A14	DMA29	N17	PMA5	R6	PMD38	R7	IGND
B13	DMA30	N16	PMA6	U3	PMD39	R11	IGND
C12	DMA31	N15	PMA7	U4	PMD40	A5	EVDD
H3	DMD0	P18	PMA8	S6	PMD41	A9	EVDD
H4	DMD1	P17	PMA9	T6	PMD42	A13	EVDD
E2	DMD2	R17	PMA10	S7	PMD43	J1	EVDD
G3	DMD3	S18	PMA11	U6	PMD44	J18	EVDD
D1	DMD4	P15	PMA12	T7	PMD45	N1	EVDD
D2	DMD5	P16	PMA13	R8	PMD46	N18	EVDD
F3	DMD6	S17	PMA14	S8	PMD47	U9	EVDD
C1	DMD7	R16	PMA15	R13	PMS0	U13	EVDD
C2	DMD8	R15	PMA16	T15	PMS1	K18	EVDD
F4	DMD8	U18	PMA17	U8	PMWR	D9	IVDD
E3	DMD10	S16	PMA18	S9	PMRD	J4	IVDD
D3	DMD10 DMD11	T17	PMA19	S14	PMPAGE	J15	IVDD
B1	DMD11 DMD12	U17	PMA20	T8	PMTS	R9	IVDD
E4	DMD12 DMD13	R14	PMA21	U10	PMACK	C10	NC NC
B2	DMD13 DMD14	S15	PMA22	A17	BG	S10	NC
C3	DMD14 DMD15	T16	PMA23	A17	BR	T10	NC NC
A2	DMD15 DMD16	F2	PMD0	H16	FLAG0	T9	NC NC
D4	DMD16 DMD17	F1	PMD1	H15	FLAG1	K17	NC NC
B3	DMD17 DMD18	J3	PMD2	H17	FLAG1 FLAG2	T5	NC NC
	DMD18 DMD19	H2		G18	FLAG2 FLAG3	G2	NC NC
A4			PMD3 PMD4			G2	INC
C4	DMD20	H1		J17	IRQ0	+	
B4	DMD21	J2	PMD5	J16	IRQ1 IRQ2	+	
	DMD22	K4	PMD6	K16	IKQ2		
D5 A6	DMD23	K3	PMD7	K15	ĪRQ3		



MQFP_F LOCATION	PIN NAME	MQFP_F LOCATION	PIN NAME	MQFP_F LOCATION	PIN NAME	MQFP_F LOCATION	PIN NAME
1	IGND	65	IGND	129	IGND	193	IGND
2	IVDD	66	IVDD	130	IVDD	194	IVDD
3	DMD19	67	PMD25	131	PMA19	195	DMA15
4	DMD18	68	PMD26	132	PMA18	196	EGND
5	DMD17	69	PMD27	133	PMA17	197	DMA16
6	DMD16	70	EVDD	134	PMA16	198	DMA17
7	EGND	71	PMD28	135	EGND	199	DMA18
8	DMD15	72	PMD29	136	PMA15	200	DMA19
9	DMD14	73	PMD30	137	PMA14	201	EVDD
10	DMD13 DMD12	74 75	PMD31 EGND	138	PMA13 PMA12	202	DMA20
11	EVDD	76	PMD32	140	EVDD	203	DMA21 DMA22
13	DMD11	77	PMD33	141	PMA11	205	DMA23
14	DMD10	78	PMD34	142	PMA10	206	EGND
15	DMD9	79	PMD35	143	PMA9	207	DMA24
16	DMD8	80	EVDD	144	PMA8	208	DMA25
17	IGND	81	IGND	145	IGND	209	IGND
18	IVDD	82	IVDD	146	IVDD	210	IVDD
19	EGND	83	PMD36	147	EGND	211	DMA26
20	DMD7	84	PMD37	148	PMA7	212	DMA27
21	DMD6	85	PMD38	149	PMA6	213	EVDD
22	DMD5	86	PMD39	150	PMA5	214	DMA28
23	DMD4	87	EGND	151	PMA4	215	DMA29
24	EVDD	88	PMD40	152	EVDD	216	DMA30
25	DMD3	89	PMD41	153	PMA3	217	DMA31
26	DMD2	90	PMD42	154	PMA2	218	EGND
27	DMD1	91	PMD43	155	PMA1	219	DMPAGE
28	DMD0	92	EVDD	156	PMA0	220	BR
29	EGND	93	PMD44	157	EGND	221	BG
30	PMD0	94	PMD45	158	TIMEXP	222	DMS0
31	PMD1	95	PMD46	159	EVDD	223	DMS1
32	PMD2	96	PMD47	160	EGND	224	EVDD
33	IGND	97	IGND	161	IGND	225	IGND
34	IVDD	98	IVDD	162	IVDD	226	IVDD
35 36	PMD3 EVDD	100	EGND PMTS	163 164	IRQ3 IRQ2	227 228	DMS2 DMS3
37	PMD4	100	PMWR	165	IRQ2 IRQ1	229	DMD39
38	PMD5	102	PMACK	166	IRQ1 IRQ0	230	DMD39 DMD38
39	PMD6	103	PMRD	167	EVDD	231	EGND
40	PMD7	104	RCMP	168	FLAG0	232	DMD37
41	EGND	105	EVDD	169	FLAG1	233	DMD36
42	PMD8	106	RESET	170	FLAG2	234	DMD35
43	PMD9	107	CLKIN	171	FLAG3	235	DMD34
44	PMD10	108	DMRD	172	EGND	236	EVDD
45	PMD11	109	DMACK	173	DMA0	237	DMD33
46	EVDD	110	DMWR	174	DMA1	238	DMD32
47	PMD12	111	EVDD	175	DMA2	239	DMD31
48	PMD13	112	DMTS	176	DMA3	240	DMD30
49	IGND	113	IGND	177	IGND	241	IGND
50	IVDD	114	IVDD	178	IVDD	242	IVDD
51	PMD14	115	TCK	179	EVDD	243	EGND
52	PMD15	116	TMS	180	DMA4	244	DMD29
53	EGND	117	TDI	181	DMA5	245	DMD28
54	PMD16	118	TDO	182	DMA6	246	DMD27
55	PMD19	119	TRST	183	DMA7	247	DMD26
56	PMD18	120	PMPAGE PMSO	184	EGND	248	EVDD DMD25
57	PMD19	121	PMS0	185	DMA8	249	DMD25
58 59	EVDD PMD20	122	PMS1	186 187	DMA10	250	DMD24
60	PMD20 PMD21	123 124	EGND PMA23	187	DMA10 DMA11	251 252	DMD23 EGND
61	PMD21 PMD22	124	PMA23 PMA22	189	EVDD	252	DMD22
62	PMD23	126	PMA21	190	DMA12	254	DMD21
63	EGND	127	PMA20	191	DMA13	255	DMD21 DMD20
	20112	128	EVDD	192	DMA14	256	EVDD




223-pin Ceramic Pin Grid Array



CNAMBOL	M	M	INCHES			
SYMBOL	MIN	MAX	MIN	MAX		
A	2.54	3.30	.100	.130		
С	2.54	BSC	.100 BSC			
D	46.74	47.75	1.840	1.880		
Е	46.74	47.75	1.840	1.880		
Н	0.41	0.51	0.16	0.20		
L	3.05	3.56	.120	.140		
Q	1.14	1.40	0.45	.055		



256-pin MQFP-F Package



CVIVEDOV	MI	LS	M	M		
SYMBOL	MIN	MAX	MIN	MAX		
A	0.095	0.125	2.41	3.18		
С	0.004	0.008	0.10	0.20		
D	2.095	2.195	53.23	55.74		
D_1	1.450	1.470	36.83	37.34		
Е	2.095	2.195	53.23	55.74		
E ₁	1.450	1.470	36.83	37.34		
e	0.020	BSC	0.508 BSC			
f	0.006	0.010	0.15	0.25		
A_1	0.081	0.101	2.06	2.56		
A_2	0.002	0.014	0.05	0.36		
L	0.323	0.362	8.20	9.20		
N ₁	6	4	64			
N ₂	6	4	64			



Ordering information

