

### DESCRIPTION

The HYM532810 is a 8M x 32-bit Fast page mode CMOS DRAM module consisting of sixteen HY5117400 in 24/28 pin SOJ on a 72 pin glass-epoxy printed circuit board. 0.22 $\mu$ F decoupling capacitor is mounted for each DRAM. The HYM532810M/LM are Tin-Lead plated and HYM532810MG/LMG are Gold plated socket type Single In-line memory Modules suitable for easy interchange and addition of 32M byte memory.

### FEATURES

- Low power dissipation

Max. battery back-up 44.0mW (L-part)

Max. CMOS standby 35.2mW (L-part)

88.0mW

Max. TTL standby 176.0mW

Max. operating

| Speed | Power |
|-------|-------|
| 60    | 5.81W |
| 70    | 5.15W |
| 80    | 4.49W |

- Single power supply of 5V $\pm$ 10%

- TTL compatible inputs and outputs

- Fast access time

| Speed | tRAC | tCAC | tPC  |
|-------|------|------|------|
| 60    | 60ns | 15ns | 40ns |
| 70    | 70ns | 20ns | 45ns |
| 80    | 80ns | 20ns | 50ns |


- Fast page mode operation

- CAS-before-RAS, RAS-only, Hidden refresh

- 2048 refresh cycles / 256ms (L-part)

2048 refresh cycles / 32ms

### PIN CONNECTION




### PIN DESCRIPTION

|           |                       |
|-----------|-----------------------|
| RAS0-RAS3 | Row Address Strobe    |
| CAS0-CAS3 | Column Address Strobe |
| WE        | Write Enable          |
| A0-A10    | Address Input         |
| DQ0-DQ31  | Data Input/Output     |
| PD1-PD4   | Presence Detect       |
| Vcc       | Power (+5V)           |
| Vss       | Ground                |

**PIN NAME**

| #  | NAME | #  | NAME |
|----|------|----|------|
| 1  | VSS  | 37 | NC   |
| 2  | DQ0  | 38 | NC   |
| 3  | DQ18 | 39 | VSS  |
| 4  | DQ1  | 40 | CAS0 |
| 5  | DQ19 | 41 | CAS2 |
| 6  | DQ2  | 42 | CAS3 |
| 7  | DQ20 | 43 | CAS1 |
| 8  | DQ3  | 44 | RAS0 |
| 9  | DQ21 | 45 | RAS1 |
| 10 | VCC  | 46 | NC   |
| 11 | NC   | 47 | WE   |
| 12 | A0   | 48 | NC   |
| 13 | A1   | 49 | DQ9  |
| 14 | A2   | 50 | DQ27 |
| 15 | A3   | 51 | DQ10 |
| 16 | A4   | 52 | DQ28 |
| 17 | A5   | 53 | DQ11 |
| 18 | A6   | 54 | DQ29 |
| 19 | A10  | 55 | DQ12 |
| 20 | DQ4  | 56 | DQ30 |
| 21 | DQ22 | 57 | DQ13 |
| 22 | DQ5  | 58 | DQ31 |
| 23 | DQ23 | 59 | VCC  |
| 24 | DQ6  | 60 | DQ32 |
| 25 | DQ24 | 61 | DQ14 |
| 26 | DQ7  | 62 | DQ33 |
| 27 | DQ25 | 63 | DQ15 |
| 28 | A7   | 64 | DQ34 |
| 29 | NC   | 65 | DQ16 |
| 30 | VCC  | 66 | NC   |
| 31 | A8   | 67 | PD1  |
| 32 | A9   | 68 | PD2  |
| 33 | RAS3 | 69 | PD3  |
| 34 | RAS2 | 70 | PD4  |
| 35 | NC   | 71 | NC   |
| 36 | NC   | 72 | VSS  |

**BLOCK DIAGRAM**



**PRESENCE DETECT PIN**

| PIN | -60 | -70 | -80 |
|-----|-----|-----|-----|
| PD1 | NC  | NC  | NC  |
| PD2 | VSS | VSS | VSS |
| PD3 | NC  | VSS | NC  |
| PD4 | NC  | NC  | VSS |

**ABSOLUTE MAXIMUM RATINGS**

| SYMBOL    | PARAMETER                          | RATING      | UNIT |
|-----------|------------------------------------|-------------|------|
| TA        | Ambient Temperature                | 0 to 70     | °C   |
| TSTG      | Storage Temperature                | -55 to 150  | °C   |
| VIN, VOUT | Voltage on Any Pin Relative to Vss | -1.0 to 7.0 | V    |
| VCC       | Voltage on Vcc Relative to Vss     | -1.0 to 7.0 | V    |
| IOS       | Short Circuit Output Current       | 50          | mA   |
| PD        | Power Dissipation                  | 11.2        | W    |

NOTE : Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

**RECOMMENDED DC OPERATING CONDITIONS**

(TA = 0°C to 70°C)

| SYMBOL | PARAMETER          | MIN. | TYP. | MAX.      | UNIT |
|--------|--------------------|------|------|-----------|------|
| VCC    | Supply Voltage     | 4.5  | 5.0  | 5.5       | V    |
| VIH    | Input High Voltage | 2.4  | -    | VCC + 1.0 | V    |
| VIL    | Input Low Voltage  | -1.0 | -    | 0.8       | V    |

NOTE : All voltages are referenced to Vss.

**DC CHARACTERISTICS**

(TA = 0°C to 70°C, VCC = 5V ± 10%, VSS = 0V, unless otherwise noted.)

| SYMBOL          | PARAMETER                                               | TEST CONDITIONS                                                                                                                  | SPEED/<br>POWER                      | MIN.        | MAX.               | UNIT | NOTE  |
|-----------------|---------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------|--------------------------------------|-------------|--------------------|------|-------|
| I <sub>I</sub>  | Input Leakage Current<br>(Any Input Pin)                | VSS ≤ VIN ≤ VCC + 1.0,<br>All other pins not under test = VSS                                                                    |                                      | -160        | 160                | μA   |       |
| I <sub>LO</sub> | Output Leakage Current<br>(High Impedance State)        | VSS ≤ VOUT ≤ VCC,<br>RAS & CAS at VIH                                                                                            |                                      | -20         | 20                 | μA   |       |
| ICC1            | VCC Supply Current,<br>Operating                        | tRC = tRC (min.)                                                                                                                 | 60<br>70<br>80                       | -<br>-<br>- | 1056<br>936<br>816 | mA   | 1,2,3 |
| ICC2            | VCC Supply Current,<br>TTL Standby                      | RAS & CAS at VIH,<br>other inputs ≥ VSS                                                                                          |                                      | -           | 32                 | mA   |       |
| ICC3            | VCC Supply Current,<br>RAS-only refresh                 | tRC = tRC (min.)                                                                                                                 | 60<br>70<br>80                       | -<br>-<br>- | 1056<br>936<br>816 | mA   | 1,3   |
| ICC4            | VCC Supply Current,<br>Fast Page mode                   | tPC = tPC (min.)                                                                                                                 | 60<br>70<br>80                       | -<br>-<br>- | 576<br>536<br>496  | mA   | 1,2,3 |
| ICC5            | VCC Supply Current,<br>CMOS Standby                     | RAS & CAS ≥ VCC-0.2V                                                                                                             | L-part                               | -<br>-      | 16<br>6.4          | mA   | 5     |
| ICC6            | VCC Supply Current,<br>CAS-before-RAS refresh           | tRC = tRC (min.)                                                                                                                 | 60<br>70<br>80                       | -<br>-<br>- | 1056<br>936<br>816 | mA   | 1,3   |
| ICC7            | VCC Supply Current,<br>Battery Back Up<br>(L-part only) | tRC = 125μs,<br>CAS = CBR cycling or 0.2V<br>WE = VCC-0.2V<br>A0-A10 = VCC-0.2V or 0.2V<br>DQ0-DQ35 = VCC-0.2V, 0.2V,<br>or open | trAS ≤<br>300ns<br><br>trAS ≤<br>1μs | -<br>-<br>- | 4.8<br>8           | mA   | 1,4,5 |
| VOL             | Output Low Voltage                                      | IOL = 4.2mA                                                                                                                      |                                      | -           | 0.4                | V    |       |
| VOH             | Output High Voltage                                     | IOH = -5mA                                                                                                                       |                                      | 2.4         | -                  | V    |       |

**NOTE :**

1. ICC1, ICC3, ICC4, ICC6 and ICC7 depend on cycle rate.
2. ICC1 and ICC4 depend on output loading. Specified values are obtained with the output open.
3. It depends on user whether column address is changed or not at least once while RAS = VIL and CAS = VIH.
4. Only trAS(max.) = 1μs is applied to refresh of battery backup but trAS(max.) = 10μs is applied to normal functional operation.
5. ICC5(max.) = 4.0mA and ICC7 are applied to L-part only (HYM532810LM and HYM532810LMG).

**AC CHARACTERISTICS**

(TA=0°C to 70°C, VCC=5V±10%, VSS=0V, unless otherwise noted.) NOTE : 1, 2, 3

| #  | SYMBOL | PARAMETER                                | HYM532810 |      |      |      |      |      | UNIT | NOTE   |
|----|--------|------------------------------------------|-----------|------|------|------|------|------|------|--------|
|    |        |                                          | -60       |      | -70  |      | -80  |      |      |        |
|    |        |                                          | MIN.      | MAX. | MIN. | MAX. | MIN. | MAX. |      |        |
| 1  | tRC    | Random Read or Write Cycle Time          | 110       | -    | 130  | -    | 150  | -    | ns   |        |
| 2  | tRPC   | RAS to CAS Precharge Time                | 5         | -    | 5    | -    | 5    | -    | ns   |        |
| 3  | tPC    | Fast Page Mode Cycle Time                | 40        | -    | 45   | -    | 50   | -    | ns   |        |
| 4  | tRHCP  | RAS Hold Time from CAS Precharge         | 35        | -    | 40   | -    | 45   | -    | ns   |        |
| 5  | tRAC   | Access Time from RAS                     | -         | 60   | -    | 70   | -    | 80   | ns   | 4,9,10 |
| 6  | tCAC   | Access Time from CAS                     | -         | 15   | -    | 18   | -    | 20   | ns   | 4,9    |
| 7  | tAA    | Access Time from Column Address          | -         | 30   | -    | 35   | -    | 40   | ns   | 4,10   |
| 8  | tCPA   | Access Time from CAS Precharge           | -         | 35   | -    | 40   | -    | 45   | ns   | 4      |
| 9  | tCLZ   | CAS to Output Low Impedance              | 0         | -    | 0    | -    | 0    | -    | ns   | 4      |
| 10 | tOFF   | Output Buffer Turn-off Delay             | 0         | 15   | 0    | 18   | 0    | 20   | ns   | 5      |
| 11 | tT     | Transition Time (Rise and Fall)          | 3         | 50   | 3    | 50   | 3    | 50   | ns   |        |
| 12 | tRP    | RAS Precharge Time                       | 40        | -    | 50   | -    | 60   | -    | ns   |        |
| 13 | tRAS   | RAS Pulse Width                          | 60        | 10K  | 70   | 10K  | 80   | 10K  | ns   |        |
| 14 | tRASP  | RAS Pulse Width (Fast Page Mode)         | 60        | 400K | 70   | 400K | 80   | 400K | ns   |        |
| 15 | tRSH   | RAS Hold Time                            | 15        | -    | 18   | -    | 20   | -    | ns   |        |
| 16 | tCSH   | CAS Hold Time                            | 60        | -    | 70   | -    | 80   | -    | ns   |        |
| 17 | tCAS   | CAS Pulse Width                          | 15        | 10K  | 18   | 10K  | 20   | 10K  | ns   |        |
| 18 | tRCD   | RAS to CAS Delay                         | 20        | 45   | 20   | 52   | 20   | 60   | ns   | 9      |
| 19 | tRAD   | RAS to Column Address Delay Time         | 15        | 30   | 15   | 35   | 15   | 40   | ns   | 10     |
| 20 | tCRP   | CAS to RAS Precharge Time                | 5         | -    | 5    | -    | 5    | -    | ns   |        |
| 21 | tCP    | CAS Precharge Time                       | 10        | -    | 10   | -    | 10   | -    | ns   |        |
| 22 | tASR   | Row Address Set-up Time                  | 0         | -    | 0    | -    | 0    | -    | ns   |        |
| 23 | tRAH   | Row Address Hold Time                    | 10        | -    | 10   | -    | 10   | -    | ns   |        |
| 24 | tASC   | Column Address Set-up Time               | 0         | -    | 0    | -    | 0    | -    | ns   |        |
| 25 | tCAH   | Column Address Hold Time                 | 10        | -    | 15   | -    | 15   | -    | ns   |        |
| 26 | tAR    | Column Address Hold Time from RAS        | 50        | -    | 55   | -    | 60   | -    | ns   |        |
| 27 | tRAL   | Column Address to RAS Lead Time          | 30        | -    | 35   | -    | 40   | -    | ns   |        |
| 28 | tRCS   | Read Command Set-up Time                 | 0         | -    | 0    | -    | 0    | -    | ns   |        |
| 29 | tRCH   | Read Command Hold Time Referenced to CAS | 0         | -    | 0    | -    | 0    | -    | ns   | 6      |
| 30 | tRRH   | Read Command Hold Time Referenced to RAS | 0         | -    | 0    | -    | 0    | -    | ns   | 6      |
| 31 | tWCH   | Write Command Hold Time                  | 10        | -    | 15   | -    | 15   | -    | ns   |        |
| 32 | tWCR   | Write Command Hold Time from RAS         | 45        | -    | 55   | -    | 60   | -    | ns   |        |
| 33 | tWP    | Write Command Pulse Width                | 10        | -    | 15   | -    | 15   | -    | ns   |        |
| 34 | tRWL   | Write Command to RAS Lead Time           | 15        | -    | 18   | -    | 20   | -    | ns   |        |
| 35 | tCWL   | Write Command to CAS Lead Time           | 15        | -    | 18   | -    | 20   | -    | ns   |        |
| 36 | tDS    | Data-In Set-up Time                      | 0         | -    | 0    | -    | 0    | -    | ns   | 7      |
| 37 | tDH    | Data-In Hold Time                        | 10        | -    | 15   | -    | 15   | -    | ns   | 7      |
| 38 | tDHR   | Data-In Hold Time Referenced to RAS      | 50        | -    | 55   | -    | 60   | -    | ns   |        |
| 39 | tREF   | Refresh Period (2048 cycles)             | -         | 32   | -    | 32   | -    | 32   | ms   |        |
|    |        | L-part                                   | -         | 256  | -    | 256  | -    | 256  |      | 11     |
| 40 | tWCS   | Write Command Set-up Time                | 0         | -    | 0    | -    | 0    | -    | ns   | 8      |

**AC CHARACTERISTICS**

(continued)

(continued)

| #  | SYMBOL | PARAMETER                             | HYM532810 |      |      |      |      |      | UNIT | NOTE |
|----|--------|---------------------------------------|-----------|------|------|------|------|------|------|------|
|    |        |                                       | -60       |      | -70  |      | -80  |      |      |      |
|    |        |                                       | MIN.      | MAX. | MIN. | MAX. | MIN. | MAX. |      |      |
| 41 | tCSR   | CAS Set-up Time (CBR Cycle)           | 10        | -    | 10   | -    | 10   | -    | ns   |      |
| 42 | tCHR   | CAS Hold Time (CBR Cycle)             | 10        | -    | 15   | -    | 15   | -    | ns   |      |
| 43 | tCPT   | CAS Precharge Time (CBR Counter Test) | 20        | -    | 25   | -    | 25   | -    | ns   |      |
| 44 | tWRP   | WE to RAS Precharge Time (CBR cycle)  | 10        | -    | 10   | -    | 10   | -    | ns   |      |
| 45 | tWRH   | WE to RAS Hold Time (CBR cycle)       | 10        | -    | 10   | -    | 10   | -    | ns   |      |

**NOTE :**



1. An initial pause of 200 $\mu$ s is required after power-up followed by 8 RAS cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS-only refresh cycles are required. The device should be carefully initialized to be prevented from being entered into multi bit test mode.
2. VIH(min.) and VIL(max.) are reference levels for measuring timing of input signals. Transition time is measured between VIH and VIL and assumed to be 5ns for all inputs.
3. Refer to the HY5117400 and HY514100A data sheet for detailed information.
4. Measured with a load equivalent to 2 TTL loads and 100pF.
5. tOFF(max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
6. Either tRCH or tRRH must be satisfied for a read cycle.
7. These parameters are referenced to CAS leading edge in early write cycles.
8. twCS is not a restrictive operating parameter. It is included in the data sheet as electrical characteristics only. If twCS  $\geq$  twCS(min.), the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle.
9. Operation within the tRCD(max.) limit insures that tRAC(max.) can be met. tRCD(max.) is specified as a reference point only. If tRCD is greater than the specified tRCD(max.) limit, then access time is controlled by tCAC.
10. Operation within the tRAD(max.) limit insures that tRAC(max.) can be met. tRAD(max.) is specified as a reference point only. If tRAD is greater than the specified tRAD(max.) limit, then access time is controlled by tAA.
11. tREF(max.) = 256ms is applied to L-part only (HYM532810LM and HYM532810LMG).

**CAPACITANCE**

(TA = 25°C, VCC = 5V  $\pm$  10%, VSS = 0V, f = 1MHz, unless otherwise noted.)

| SYMBOL | PARAMETER                              | TYP. | MAX. | UNIT |
|--------|----------------------------------------|------|------|------|
| CIN1   | Input Capacitance (A0-A10)             | -    | 110  | pF   |
| CIN2   | Input Capacitance (WE)                 | -    | 120  | pF   |
| CIN3   | Input Capacitance (RAS0-RAS3)          | -    | 35   | pF   |
| CIN4   | Input Capacitance (CAS0-CAS3)          | -    | 35   | pF   |
| CDQ    | Data Input/Output Capacitance (DQ0-31) | -    | 25   | pF   |

## READ CYCLE



The timing diagram illustrates the relationship between several control and data signals over time:


- RAS**: Row Address Strobe. High (VIH) and Low (VIL) levels are shown.
- CAS**: Column Address Strobe. High (VIH) and Low (VIL) levels are shown.
- ADDR**: Data Address. Shows Row (ROW) and Column (COLUMN) periods. VIH and VIL levels are indicated.
- WE**: Write Enable. High (VIH) and Low (VIL) levels are shown.
- DQ**: Data Bus. Shows HIGH-Z, VALID DATA, and VOL levels.

Key timing parameters labeled include:


- tRASP(14)
- tRPC(20)
- tRCD(18)
- tCAS(17)
- tCP(21)
- tCAS(17)
- tCP(21)
- tRSH(15)
- tCAS(17)
- tRPC(20)
- tAR(26)
- tRAD(19)
- tCAH(25)
- tASC(24)
- tCAH(25)
- tASC(24)
- tCAH(25)
- tASC(24)
- tCAH(25)
- tAA(7)
- tRCH(28)
- tRCS(28)
- tRCH(28)
- tAA(7)
- tRCH(28)
- tRCS(28)
- tRRH(30)
- tRCH(28)
- tCAC(8)
- tCLZ(8)
- tOFF(10)
- tCAC(8)
- tCLZ(8)
- tOFF(10)
- tCAC(8)
- tCLZ(8)
- tOFF(10)
- tO5F(10)

[illegible]


**RAS-ONLY REFRESH CYCLE**




**CAS-BEFORE-RAS REFRESH CYCLE**




**HIDDEN REFRESH CYCLE (READ)**




**HIDDEN REFRESH CYCLE (WRITE)**



**CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE**



**72 pin Single In-line Memory (M ; Tin-Lead plated, MG ; Gold plated)  
HYM532810/L (SOJ Mounted)**



**ORDERING INFORMATION**

| PART NUMBER  | SPEED    | POWER  | PACKAGE | PLATING  |
|--------------|----------|--------|---------|----------|
| HYM532810M   | 60/70/80 |        | SIMM    | Tin-Lead |
| HYM532810LM  | 60/70/80 | L-part | SIMM    | Tin-Lead |
| HYM532810MG  | 60/70/80 |        | SIMM    | Gold     |
| HYM532810LMG | 60/70/80 | L-part | SIMM    | Gold     |