

# NN514100A series Fast Page Mode CMOS 4M × 1bit Dynamic RAM

# NPNX

## DESCRIPTION

The NN514100A series is a high performance CMOS Dynamic Random Access Memory organized as 4,194,304 words by 1 bit. The NN514100A series is fabricated with advanced CMOS technology and designed with innovative design techniques resulting in high speed, extremely low power and wide operating margins at both component and system levels.

The NN514100A series features a high speed page mode operation in which a high speed read, write or read-write is performed on any column address along a row address.

An extremely short row address capture time and an asynchronous column address decoder relax the timing constraints associated with address multiplexing.

The outputs are tri-stated by  $\overline{\text{CAS}}$  which, in essence, acts as an output enable independent of  $\overline{\text{RAS}}$  with very fast  $\overline{\text{CAS}}$  to output access time.

Refresh is accomplished by performing  $\overline{\text{RAS}}$  only refresh cycles, hidden refresh cycles,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles, or normal read or write cycles on the 1,024 address combinations of A0 to A9 during a 16 ms period.

Multiplexed address inputs permit The NN514100A series be packaged in a standard 26-pin plastic SOJ, 26 pin TSOP TYPE II. The package sizes provide high system bit densities and are compatible with widely available automated testing and insertion equipment. System level features include single power supply of 5V ±10% tolerance and direct interface with high performance TTL logic families.

## FEATURES


- 4,194,304 × 1 bit Organization
- Single 5V ±10% Power Supply
- Performance Ranges

| Parameter                                                     | -45  | -50  | -60   | -70   |
|---------------------------------------------------------------|------|------|-------|-------|
| Max. $\overline{\text{RAS}}$ Access Time ( $t_{\text{RAC}}$ ) | 45ns | 50ns | 60ns  | 70ns  |
| Max. $\overline{\text{CAS}}$ Access Time ( $t_{\text{CAC}}$ ) | 15ns | 15ns | 15ns  | 20ns  |
| Max. Column Address Access Time ( $t_{\text{AA}}$ )           | 25ns | 27ns | 30ns  | 35ns  |
| Min. Read/Write Cycle Time ( $t_{\text{RC}}$ )                | 80ns | 90ns | 110ns | 130ns |


- Fast Page Mode Operation
- Low Power Operation
  - Low Standby Current (CMOS level inputs)
    - Standard 1mA
    - L version 50μA
- 1,024 Refresh Cycles
  - Standard distributed across 16ms
  - L version distributed across 128ms
- Self Refresh Mode (L version)
- All inputs/Outputs and Clocks fully TTL and CMOS compatible
- Refresh Modes
  - $\overline{\text{RAS}}$  only
  - $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$
  - Hidden Refresh
- ×8 bit Test Mode
- High Reliability Package
  - Plastic 26pin SOJ (P26/20SJ-2A)
  - Plastic 26pin TSOP TYPE II (P26/20TP-2A/R)

9005650 0001142 061


## PIN CONFIGURATION (TOP VIEW)



26/20-pin TSOP TYPE ( II )  
 Normal Bend ( 300 mil )  
 P26/20TP-2A



26/20-pin TSOP TYPE ( II )  
 Reverse Bend ( 300 mil )  
 P26/20TP-2A-R




26/20-pin SOJ ( 300mil )  
 P26/20SJ-2A

### PIN NAMES

|                 |                       |
|-----------------|-----------------------|
| A0~A10          | Address Inputs        |
| RAS             | Row Address Strobe    |
| CAS             | Column Address Strobe |
| Din             | Data-in               |
| Dout            | Data-out              |
| WE              | Write Enable          |
| V <sub>CC</sub> | +5V Supply            |
| V <sub>SS</sub> | Ground                |
| NC              | No Connection         |

9005650 0001143 TT8

## FUNCTIONAL BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| RATING                                                 | SYMBOL                             | VALUE       | UNIT |
|--------------------------------------------------------|------------------------------------|-------------|------|
| Voltage on Any Pin Relative to V <sub>SS</sub>         | V <sub>in</sub> , V <sub>out</sub> | -1 to 7     | V    |
| Voltage on V <sub>CC</sub> Relative to V <sub>SS</sub> | V <sub>CC</sub>                    | -1 to 7     | V    |
| Storage Temperature (Plastic)                          | T <sub>stg</sub>                   | -55 to +125 | °C   |
| Power Dissipation                                      | P <sub>d</sub>                     | 1.0         | W    |
| Ambient Operating Temperature                          | T <sub>a</sub>                     | 0 to +70    | °C   |
| Short Circuit Output Current                           | I <sub>out</sub>                   | 50          | mA   |

Permanent device damage can occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods can affect device reliability.

## DC OPERATING CONDITIONS

| SYMBOL          | PARAMETER                      | MIN. | TYP. | MAX. | UNIT |
|-----------------|--------------------------------|------|------|------|------|
| V <sub>CC</sub> | Supply Voltage                 | 4.5  | 5.0  | 5.5  | V    |
| V <sub>SS</sub> | Supply Voltage                 | 0    | 0    | 0    | V    |
| V <sub>IH</sub> | Input High Voltage, All Inputs | 2.4  | —    | 6.5  | V    |
| V <sub>IL</sub> | Input Low Voltage, All Inputs  | -1.0 | —    | 0.8  | V    |

Note: All voltage values in this data sheet are with respect to V<sub>SS</sub> unless otherwise specified.

9005650 0001144 934

**DC ELECTRICAL CHARACTERISTICS (0°C ≤ Ta ≤ 70°C, V<sub>CC</sub> = 5.0V ±10%)**

| SYMBOL           | PARAMETER                                                  | SPEED | MIN. | MAX. | UNIT | TEST CONDITIONS                                                                                                                                                                 | NOTES |
|------------------|------------------------------------------------------------|-------|------|------|------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| I <sub>CC1</sub> | Operating Current                                          | -45   |      | 130  | mA   | t <sub>RC</sub> = t <sub>RC</sub> (min.)<br>RAS, CAS, Address cycling                                                                                                           | 1, 2  |
|                  |                                                            | -50   |      | 120  | mA   |                                                                                                                                                                                 |       |
|                  |                                                            | -60   |      | 110  | mA   |                                                                                                                                                                                 |       |
|                  |                                                            | -70   |      | 100  | mA   |                                                                                                                                                                                 |       |
| I <sub>CC2</sub> | Standby Current                                            |       |      | 1.0  | mA   | $\overline{RAS} = \overline{CAS} \geq (V_{CC} - 0.2V)$                                                                                                                          |       |
|                  |                                                            |       |      | 2.0  | mA   | $\overline{RAS} = \overline{CAS} \geq V_{IH}$                                                                                                                                   |       |
|                  | Standby Current<br>(L version)                             |       |      | 50   | μA   | $\overline{RAS} = \overline{CAS} \geq (V_{CC} - 0.2V)$<br>All other inputs are stable at (V <sub>CC</sub> - 0.2V)<br>or (V <sub>SS</sub> + 0.2V)                                |       |
| I <sub>CC3</sub> | Refresh Current<br>(RAS only refresh)                      | -45   |      | 130  | mA   | t <sub>RC</sub> = t <sub>RC</sub> (min.)<br>RAS cycling, $\overline{CAS} = V_{IH}$                                                                                              | 1     |
|                  |                                                            | -50   |      | 120  | mA   |                                                                                                                                                                                 |       |
|                  |                                                            | -60   |      | 110  | mA   |                                                                                                                                                                                 |       |
|                  |                                                            | -70   |      | 100  | mA   |                                                                                                                                                                                 |       |
| I <sub>CC4</sub> | Fast Page Mode Current                                     | -45   |      | 75   | mA   | t <sub>PC</sub> = t <sub>PC</sub> (min.)<br>$\overline{RAS} = V_{IL}$<br>CAS, Address cycling                                                                                   | 1,2   |
|                  |                                                            | -50   |      | 70   | mA   |                                                                                                                                                                                 |       |
|                  |                                                            | -60   |      | 60   | mA   |                                                                                                                                                                                 |       |
|                  |                                                            | -70   |      | 50   | mA   |                                                                                                                                                                                 |       |
| I <sub>CC5</sub> | Refresh Current<br>(CAS before RAS refresh)                | -45   |      | 130  | mA   | t <sub>RC</sub> = t <sub>RC</sub> (min.)<br>RAS, CAS cycling                                                                                                                    | 1     |
|                  |                                                            | -50   |      | 120  | mA   |                                                                                                                                                                                 |       |
|                  |                                                            | -60   |      | 110  | mA   |                                                                                                                                                                                 |       |
|                  |                                                            | -70   |      | 100  | mA   |                                                                                                                                                                                 |       |
| I <sub>CC6</sub> | Refresh Current<br>(L version : CAS before<br>RAS refresh) |       |      | 150  | μA   | 1024 cycles / 128ms<br>t <sub>RAS</sub> ≤ 200ns, $\overline{WE} \geq (V_{CC} - 0.2V)$<br>All other inputs are stable at (V <sub>CC</sub> - 0.2V)<br>or (V <sub>SS</sub> + 0.2V) |       |
| I <sub>CC7</sub> | Self Refresh Mode Current<br>(L version)                   |       |      | 100  | μA   | $\overline{RAS} = \overline{CAS} \leq (V_{SS} + 0.2V)$<br>All other input high levels are (V <sub>CC</sub> - 0.2V)<br>or input low levels are (V <sub>SS</sub> + 0.2V)          |       |
| I <sub>IL1</sub> | Input Leakage Current<br>(Any input pin)                   |       | -10  | 10   | μA   | 0V ≤ V <sub>IH</sub> ≤ 5.5V, Others = 0V                                                                                                                                        |       |
| I <sub>LO</sub>  | Output Leakage Current<br>(For high impedance state)       |       | -10  | 10   | μA   | $\overline{RAS} \geq V_{IH}(\text{min.}), \overline{CAS} \geq V_{IH}(\text{min.})$<br>0V ≤ V <sub>OUT</sub> ≤ 5.5V                                                              |       |
| V <sub>OH</sub>  | Output High Voltage                                        |       | 2.4  |      | V    | I <sub>OH</sub> = -5.0 mA                                                                                                                                                       |       |
| V <sub>OL</sub>  | Output Low Voltage                                         |       |      | 0.4  | V    | I <sub>OL</sub> = 4.2 mA                                                                                                                                                        |       |

Notes: 1. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC5</sub> depend on cycle rate.

2. I<sub>CC1</sub> and I<sub>CC4</sub> depend on output loading. Specified values are obtained with the outputs open.

**CAPACITANCE (0°C ≤ Ta ≤ 70°C, V<sub>CC</sub> = 5.0V ±10%, f = 1MHz)**

| SYMBOL           | PARAMETER                                                   | MIN. | MAX. | UNIT |
|------------------|-------------------------------------------------------------|------|------|------|
| C <sub>IN1</sub> | Address(A0 ~ A10)                                           | —    | 5    | pF   |
| C <sub>IN2</sub> | $\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ , Din | —    | 5    | pF   |
| C <sub>OUT</sub> | Dout                                                        | —    | 7    | pF   |

9005650 0001145 870

### A.C. OPERATING CONDITIONS

Test conditions :  $V_{IH}/V_{IL} = 2.4V/0.8V$   $V_{OH}/V_{OL} = 2.4V/0.4V$  output loading  $C_L = 100pF + 2TTL$

Operating conditions : (  $0^\circ C \leq T_a \leq 70^\circ C$ ,  $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = 0V$ ) (注 3, 4, 5)

| NO. | NOTES                      |            | PARAMETER                                                                           | -45  |      | -50  |      | -60  |      | -70  |      | UNIT | NOTE  |
|-----|----------------------------|------------|-------------------------------------------------------------------------------------|------|------|------|------|------|------|------|------|------|-------|
|     | JEDEC                      | STD.       |                                                                                     | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |      |       |
| 1   | $t_{CL1QV}$                | $t_{CAC}$  | Access Time from $\overline{CAS}$                                                   | —    | 13   | —    | 13   | —    | 15   | —    | 20   | ns   | 6,13  |
| 2   | $t_{CH2QV}$                | $t_{CPA}$  | Access Time from $\overline{CAS}$ Precharge                                         | —    | 30   | —    | 32   | —    | 35   | —    | 40   | ns   | 13,14 |
| 3   | $t_{AVQV}$                 | $t_{AA}$   | Access Time from Column Address                                                     | —    | 25   | —    | 27   | —    | 30   | —    | 35   | ns   | 7,13  |
| 4   | $t_{RL1QV}$                | $t_{RAC}$  | Access Time from $\overline{RAS}$                                                   | —    | 45   | —    | 50   | —    | 60   | —    | 70   | ns   | 6,7   |
| 5   | $t_{RL1CH1}$               | $t_{CSH}$  | $\overline{CAS}$ Hold Time                                                          | 45   | —    | 50   | —    | 60   | —    | 70   | —    | ns   |       |
| 6   | $t_{RL1CH1}$               | $t_{CHR}$  | $\overline{CAS}$ Hold Time ( $\overline{CAS}$ before $\overline{RAS}$ Refresh)      | 10   | —    | 10   | —    | 10   | —    | 10   | —    | ns   |       |
| 7   | $t_{RL1CX}$                | $t_{CHS}$  | $\overline{CAS}$ Hold Time (Self Refresh Mode)                                      | -50  | —    | -50  | —    | -50  | —    | -50  | —    | ns   |       |
| 8   | $t_{CH2CL2}$               | $t_{CPN}$  | $\overline{CAS}$ Precharge Time ( $\overline{CAS}$ before $\overline{RAS}$ Refresh) | 10   | —    | 10   | —    | 10   | —    | 10   | —    | ns   |       |
| 9   | $t_{CH2CL2}$               | $t_{CP}$   | $\overline{CAS}$ Precharge Time (Fast Page Mode)                                    | 5    | —    | 5    | —    | 5    | —    | 5    | —    | ns   | 14    |
| 10  | $t_{CL1CH1}$               | $t_{CAS}$  | $\overline{CAS}$ Pulse Width                                                        | 13   | 100K | 13   | 100K | 15   | 100K | 20   | 100K | ns   |       |
| 11  | $t_{CL1RL2}$               | $t_{CSR}$  | $\overline{CAS}$ Setup Time ( $\overline{CAS}$ before $\overline{RAS}$ Refresh)     | 5    | —    | 5    | —    | 5    | —    | 5    | —    | ns   |       |
| 12  | $t_{CL1QX}$                | $t_{CLZ}$  | $\overline{CAS}$ to Output in Low-Z                                                 | 0    | —    | 0    | —    | 0    | —    | 0    | —    | ns   | 8     |
| 13  | $t_{CH2RL2}$               | $t_{CRP}$  | $\overline{CAS}$ to $\overline{RAS}$ Precharge Time                                 | 5    | —    | 5    | —    | 5    | —    | 5    | —    | ns   |       |
| 14  | $t_{CL1WL2}$               | $t_{CWD}$  | $\overline{CAS}$ to $\overline{WE}$ Delay Time                                      | 13   | —    | 13   | —    | 15   | —    | 20   | —    | ns   | 11    |
| 15  | $t_{CL1AX}$                | $t_{CAH}$  | Column Address Hold Time                                                            | 10   | —    | 10   | —    | 15   | —    | 15   | —    | ns   |       |
| 16  | $t_{RL1AX}$                | $t_{AR}$   | Column Address Hold Time Referenced to $\overline{RAS}$                             | 30   | —    | 35   | —    | 40   | —    | 40   | —    | ns   |       |
| 17  | $t_{AVCL2}$                | $t_{ASC}$  | Column Address Setup Time                                                           | 0    | —    | 0    | —    | 0    | —    | 0    | —    | ns   | 14    |
| 18  | $t_{AVRH1}$                | $t_{RAL}$  | Column Address to $\overline{RAS}$ Lead Time                                        | 25   | —    | 25   | —    | 30   | —    | 35   | —    | ns   |       |
| 19  | $t_{AVWL2}$                | $t_{AWD}$  | Column Address to $\overline{WE}$ Delay Time                                        | 25   | —    | 27   | —    | 30   | —    | 35   | —    | ns   | 11    |
| 20  | $t_{CL1DX}$<br>$t_{WL1DX}$ | $t_{DH}$   | Data Hold Time                                                                      | 15   | —    | 15   | —    | 15   | —    | 15   | —    | ns   | 12    |
| 21  | $t_{DVCL2}$<br>$t_{DWWL2}$ | $t_{DS}$   | Data Setup Time                                                                     | 0    | —    | 0    | —    | 0    | —    | 0    | —    | ns   | 12    |
| 22  | $t_{CH2QZ}$                | $t_{OFF}$  | Output Buffer Turn-off Delay Time                                                   | 0    | 13   | 0    | 13   | 0    | 15   | 0    | 20   | ns   | 10    |
| 23  | $t_{CL1RH1}$               | $t_{RSH}$  | $\overline{RAS}$ Hold Time                                                          | 13   | —    | 13   | —    | 15   | —    | 20   | —    | ns   |       |
| 24  | $t_{RH2RL2}$               | $t_{RP}$   | $\overline{RAS}$ Precharge Time                                                     | 25   | —    | 25   | —    | 30   | —    | 40   | —    | ns   |       |
| 25  | $t_{RH2RL2}$               | $t_{RPS}$  | $\overline{RAS}$ Precharge Time(Self Refresh Mode)                                  | 80   | —    | 90   | —    | 110  | —    | 130  | —    | ns   |       |
| 26  | $t_{RL1RH1}$               | $t_{RAS}$  | $\overline{RAS}$ Pulse Width                                                        | 45   | 100K | 50   | 100K | 60   | 100K | 70   | 100K | ns   |       |
| 27  | $t_{RL1RH1}$               | $t_{RASS}$ | $\overline{RAS}$ Pulse Width(Self Refresh Mode)                                     | 300  | —    | 300  | —    | 300  | —    | 300  | —    | μs   |       |
| 28  | $t_{RL1RH1}$               | $t_{RASP}$ | $\overline{RAS}$ Pulse Width (Fast Page Mode)                                       | 45   | 100K | 50   | 100K | 60   | 100K | 70   | 100K | ns   |       |
| 29  | $t_{RL1CL1}$               | $t_{RCD}$  | $\overline{RAS}$ to $\overline{CAS}$ Delay Time                                     | 13   | 30   | 13   | 35   | 13   | 45   | 13   | 50   | ns   | 6     |
| 30  | $t_{RH2CL2}$               | $t_{RPC}$  | $\overline{RAS}$ to $\overline{CAS}$ Precharge Time                                 | 10   | —    | 10   | —    | 10   | —    | 10   | —    | ns   |       |
| 31  | $t_{RL1AV}$                | $t_{RAD}$  | $\overline{RAS}$ to Column Address Delay Time                                       | 11   | 20   | 11   | 23   | 11   | 30   | 11   | 35   | ns   | 7     |
| 32  | $t_{RL1WL2}$               | $t_{RWD}$  | $\overline{RAS}$ to $\overline{WE}$ Delay Time                                      | 45   | —    | 50   | —    | 60   | —    | 70   | —    | ns   | 11    |
| 33  | $t_{CH2WL2}$               | $t_{RCH}$  | Read Command Hold Time                                                              | 0    | —    | 0    | —    | 0    | —    | 0    | —    | ns   | 9     |
| 34  | $t_{RH2WL2}$               | $t_{RRH}$  | Read Command Hold Time Referenced to $\overline{RAS}$                               | 5    | —    | 5    | —    | 5    | —    | 5    | —    | ns   | 9     |
| 35  | $t_{WH2CL2}$               | $t_{RCS}$  | Read Command Setup Time                                                             | 0    | —    | 0    | —    | 0    | —    | 0    | —    | ns   |       |

9005650 0001146 707


| NO. | SYMBOL              |                   | PARAMETER                                                                                                                      | -45  |      | -50  |      | -60  |      | -70  |      | UNIT | NOTE  |
|-----|---------------------|-------------------|--------------------------------------------------------------------------------------------------------------------------------|------|------|------|------|------|------|------|------|------|-------|
|     | JEDEC               | STD.              |                                                                                                                                | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. |      |       |
| 36  | t <sub>RL2RL2</sub> | t <sub>RC</sub>   | Random Read or Write Cycle Time                                                                                                | 80   | —    | 90   | —    | 110  | —    | 130  | —    | ns   |       |
| 37  | t <sub>CL2CL2</sub> | t <sub>PC</sub>   | Read or Write Cycle Time<br>(Fast Page Mode)                                                                                   | 30   | —    | 33   | —    | 40   | —    | 45   | —    | ns   | 13,14 |
| 38  | t <sub>RL2RL2</sub> | t <sub>RMW</sub>  | Read-Modify-Write Cycle Time                                                                                                   | 120  | —    | 125  | —    | 135  | —    | 155  | —    | ns   |       |
| 39  | t <sub>CL2CL2</sub> | t <sub>PRMW</sub> | Read-Modify-Write Cycle Time<br>(Fast Page Mode)                                                                               | 57   | —    | 57   | —    | 66   | —    | 70   | —    | ns   | 13,14 |
| 40  | t <sub>REF</sub>    | t <sub>REF</sub>  | Refresh Period                                                                                                                 | —    | 16   | —    | 16   | —    | 16   | —    | 16   | ms   | 15    |
| 41  | t <sub>RL1AX</sub>  | t <sub>RAH</sub>  | Row Address Hold Time                                                                                                          | 10   | —    | 10   | —    | 10   | —    | 10   | —    | ns   |       |
| 42  | t <sub>AVRL2</sub>  | t <sub>ASR</sub>  | Row Address Setup Time                                                                                                         | 0    | —    | 0    | —    | 0    | —    | 0    | —    | ns   |       |
| 43  | t <sub>T</sub>      | t <sub>T</sub>    | Transition Time (Rise and Fall)                                                                                                | 2    | 50   | 2    | 50   | 2    | 50   | 2    | 50   | ns   | 4,5   |
| 44  | t <sub>CL1WH1</sub> | t <sub>WCH</sub>  | Write Command Hold Time                                                                                                        | 8    | —    | 8    | —    | 10   | —    | 15   | —    | ns   |       |
| 45  | t <sub>WL1WH1</sub> | t <sub>WP</sub>   | Write Command Pulse Width                                                                                                      | 8    | —    | 8    | —    | 10   | —    | 15   | —    | ns   |       |
| 46  | t <sub>WL1CL2</sub> | t <sub>WCS</sub>  | Write Command Setup Time                                                                                                       | 0    | —    | 0    | —    | 0    | —    | 0    | —    | ns   | 11    |
| 47  | t <sub>WL1CH1</sub> | t <sub>CWL</sub>  | Write Command to $\overline{\text{CAS}}$ Lead Time                                                                             | 13   | —    | 13   | —    | 15   | —    | 20   | —    | ns   |       |
| 48  | t <sub>WL1RH1</sub> | t <sub>RWL</sub>  | Write Command to $\overline{\text{RAS}}$ Lead Time                                                                             | 13   | —    | 13   | —    | 15   | —    | 20   | —    | ns   |       |
| 49  | t <sub>WL1RL2</sub> | t <sub>WSR</sub>  | Write Command Setup Time (Test Mode)                                                                                           | 10   | —    | 10   | —    | 10   | —    | 10   | —    | ns   |       |
| 50  | t <sub>RL1WH1</sub> | t <sub>WHR</sub>  | Write Command Hold Time (Test Mode)                                                                                            | 10   | —    | 10   | —    | 10   | —    | 10   | —    | ns   |       |
| 51  | t <sub>WH2RL2</sub> | t <sub>WRP</sub>  | $\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Precharge Time<br>( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ ) | 10   | —    | 10   | —    | 10   | —    | 10   | —    | ns   |       |
| 52  | t <sub>RL1WH2</sub> | t <sub>WRH</sub>  | $\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Precharge Time<br>( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ ) | 10   | —    | 10   | —    | 10   | —    | 10   | —    | ns   |       |

**Notes:**

- Eight Initialization Cycles are required following a 200 $\mu$ s pause after Power Up. These Initialization Cycles may consist of one of the following :  $\overline{\text{RAS}}$  only refresh Cycles, Read Cycles, Write Cycles,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh Cycles.
- AC measurements assume  $t_T=3\text{ns}$ . All AC parameters are measured with  $V_{IL}(\text{min.}) \geq V_{SS}$  and  $V_{IH}(\text{max.}) \leq V_{CC}$  and with a load equivalent to two TTL loads and 100pF.
- $V_{IH}(\text{min.})$  and  $V_{IL}(\text{max.})$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- Operation within the  $t_{RCD}(\text{max.})$  limit ensures that  $t_{RAC}(\text{max.})$  can be met.  $t_{RCD}(\text{max.})$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max.})$  limit, then access time is controlled by  $t_{CAC}$ .
- Operation within the  $t_{RAD}(\text{max.})$  limit ensures that  $t_{RAC}(\text{max.})$  can be met.  $t_{RAD}(\text{max.})$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max.})$  limit, then access time is controlled by  $t_{AA}$ .
- Assumes three state test load (5pF and a 220 ohm to 1.3V Thevenin equivalent).
- Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
- $t_{OFF}(\text{max.})$  defines the time at which the output achieves an open circuit condition and is not referenced to output voltage levels.
- $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\text{min.})$ , the cycle is an early write cycle and data-out pins will remain open circuit (high impedance) throughout the entire cycle. If  $t_{RWD} \geq t_{RWD}(\text{min.})$ ,  $t_{CWD} \geq t_{CWD}(\text{min.})$  and  $t_{AWD} \geq t_{AWD}(\text{min.})$ , the cycle is a read-modify-write cycle and the data-out will contain data read from the selected cell. If neither of the above conditions is satisfied, the condition of the data-out (at access time) is indeterminate.
- These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in early write cycles and to  $\overline{\text{WE}}$  leading edge in read-modify-write cycles.
- Access time is determined by the longer of  $t_{AA}$ ,  $t_{CAC}$ , or  $t_{CPA}$ .
- $t_{ASC} \geq t_{CP}$  to achieve  $t_{PC}(\text{min.})$  and  $t_{CPA}(\text{max.})$  values.
- $t_{REF}=128\text{msec}$  for Long Refresh version (L version).


9005650 0001147 643

# READ CYCLE



9005650 0001148 58T


**WRITE CYCLE (EARLY WRITE)**



9005650 0001149 416




# READ-MODIFY-WRITE CYCLE




### FAST PAGE MODE READ CYCLE




FAST PAGE MODE EARLY WRITE CYCLE



9005650 0001152 T00




## RAS ONLY REFRESH CYCLE



Note :  $\overline{WE}$ , A10 = Don't care.

 : High or Low

## CAS BEFORE RAS REFRESH CYCLE




Note:  $\overline{OE}$ , A0~A10 = Don't care.

$\overline{WE}$  must be high at the falling edge of  $\overline{RAS}$  in order to prevent from entering test mode.

 : High or Low


9005650 0001154 883

# **HIDDEN REFRESH CYCLE (READ)**




9005650 0001155 71T

# HIDDEN REFRESH CYCLE (EARLY WRITE)



9005650 0001156 656

**TEST MODE SET CYCLE ( $\overline{\text{WE}}$ ,  $\overline{\text{CAS}}$  BEFORE  $\overline{\text{RAS}}$  REFRESH CYCLE**



 : High or Low

■ The NN514100A has an 8 bits parallel Test Mode Function for reducing test time. In the Test Mode, memory configuration is 512K x 8 bits and the Row address A10 Column address A10 and Column address A0 ignored.

a. Entering the test mode:

The NN514100A test mode is entered by using the test mode set cycle ( $\overline{\text{WE}}$ ,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  cycle).

b. Read/Write operation in test mode:

For Write cycle, data input from Din is written to 8 parallel memory cells at the same time.

During the read cycle, if all read data is equivalent then a "1" is output from Dout.

If even one bit is not equal then a "0" will be output from Dout.

c. Exiting the test mode:


The NN514100A will exit the test mode by either a  $\overline{\text{RAS}}$  only refresh cycle or a  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle width  $\overline{\text{WE}}$  "high".

d. Refresh during test mode:

During test mode refresh must be executed by a normal Read cycle or a  $\overline{\text{WE}}$ ,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle.



## SELF REFRESH MODE



■ The NN514100AL version has a Self Refresh Mode.

### a. Entering the Self Refresh Mode:

The NN514100AL Self Refresh Mode is entered by using  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle with  $\overline{WE}$  " high " and holding  $\overline{RAS}$  and  $\overline{CAS}$  signal " low " longer than 300 $\mu$ s.

### b. Continuing the Self Refresh Mode:

The Self Refresh Mode is continued by holding  $\overline{RAS}$  " low " after entering the Self Refresh Mode.


It is not depend on  $\overline{CAS}$  being " high " or " low " after entering the Self Refresh Mode to continue the Self Refresh Mode.

### c. Exiting the Self Refresh Mode:

The NN514100AL exits the Self Refresh Mode when the  $\overline{RAS}$  signal is brought " high ".

## ORDERING INFORMATION

**NN514100AXX(X) - XX**



45 : 45ns  
50 : 50ns  
60 : 60ns  
70 : 70ns

J : Plastic SOJ  
TT : Plastic TSOP TYPE II (Normal Bend)  
RR : Plastic TSOP TYPE II (Reverse Bend)

BLANK: Standard Version  
L : Long Refresh Version  
128ms Refresh

A : NN514100A

4100 : Fast Page 4M x 1

---

9005650 0001159 365

---