Original

Am99C164/Am99CL164 Am99C165/Am99CL165

16,384 x 4 Static R/W Random-Access Memory PRELIMINARY

DISTINCTIVE CHARACTERISTICS

- Fast access time 35/45/55/70 ns maximum
- 16K x 4 organization
- Output Enable (OE) control to alleviate bus-contention conditions (Am99C165)
- Single 5-V ±10% power-supply operation
- Fully static storage and interface circuitry
- Automatic power-down when deselected
- Low power dissipation
 - 550 mW operating power
- 200 μW data retention
 2-V data-retention capability
- 22-pin 0.300-inch DIP (Am99C164)
 - 22-pin LCC (Am99C164)
 - 24-pin 0.300-inch DIP (Am99C165)
- 28-Pin LCC (Am99C165)

GENERAL DESCRIPTION

The Am99C164 and Am99C165 are high-performance 16,384 x 4-bit static random-access memories (RAMs) manufactured with state-of-the-art CMOS processing techniques.


The Am99C164 device features common input/output pins and two control signals, $\overline{\text{CE}}$ and $\overline{\text{WE}}$. While $\overline{\text{CE}}$ controls read, write, and selection/deselection of the device, $\overline{\text{WE}}$ controls the write operation and output buffers only.

The Am99C165 device features three control signals ($\overline{\text{CE}}$, $\overline{\text{WE}}$, and $\overline{\text{OE}}$) to facilitate not only memory expansion, but also alleviate any bus-contention conditions which might limit high-performance read/write operation. While $\overline{\text{WE}}$ activates only the input buffers during a write cycle, $\overline{\text{OE}}$ activates only the output buffers during a read cycle. $\overline{\text{CE}}$ is a simple of the control of the cont

the HIGH state deselects the entire device and reduces power consumption. All input/output interface levels are fully TTL-compatible for both the Am99C164 and Am99C165.

The Am99C164 and Am99C165 require a single 5-volt power supply while operating but can hold the data when power-supply level is maintained at a voltage as low as 2 volts.

The Am99C164 is available in 22-pin 0.300-inch wide ceramic and plastic DIPs, and 22-pin rectangular ceramic leadless chip carriers. The Am99C165 is available in 24-pin 0.300-inch wide ceramic and plastic DIPs, and 28-pin rectangular ceramic leadless chip carriers.





PRODUCT SELECTOR GUIDE

Family Part No				Am99C164/Am99CL164 Am99C165/Am99CL165			
Ordering Part			-35	-45	-55	-70	
Access Time (ns)		35	45	55	70	
	Symbol	Power*					
	Icc (mA)	S	110	110	(110	110	
		L	105	95	90	90	
	I _{SB1} (mA)	s	45	45	45	45	
Commercial (C) Devices:	·3B1 (····A)	L_	25	25	25	25	
0 to +70°C	I _{SB2} (mA)	S	25	25	25	25	
	1582 (1117)	L	20	20	20	20	
	ISB3 (mA)	S	15	15	15	15	
		L	0.3	0.3	0.3	0.3	
	ICCDR (mA)	S	_		_	_	
	@ 2 V	L	0.1	0.1	0.1	0.1	
	Icc (mA)	S	-	120	120	120	
	100 (1117)	L	-	110	105	105	
Extended Commercial	I _{SB1} (mA)	S	_	50	50	50	
(E)	1381 (*****)	_ L	-	30	30	30	
and Military (M) Devices	I _{SB2} (mA)	S		35	35	35	
-55 to + 125°C	352 ()	L		25	25	25	
	I _{SB3} (mA)	S		20	20	20	
	-353 (11174)	L	_	1.0	1.0	1.0	
	ICCDR (mA)	S		-	_		
	@ 2 V	L	_	0.3	0.3	0.3	

^{*}S = Standard Power (Am99C164, Am99C165):

L = Low Power (Am99CL164, Am99CL165)





Address Designators

External	Internal*	Pin Number DIP Package
A ₀	AX ₅	1
A ₁	AX ₆	2
A ₂	AX ₃	3
A3	AX ₄	4
A ₄	AX ₇	5
A ₅	AY ₀	6
A ₆	AY ₁	7
A ₇	AY ₂	8
A ₈	AY ₃	9
Ag	AY ₄	17, 19*
A ₁₀	AY ₅	18, 20*
A ₁₁	AX ₀	19, 21*
A ₁₂	AX ₂	20, 22*
A ₁₃	AX ₃	21, 23*


^{*}For Am99C165, Am99CL165

ORDERING INFORMATION — Am99C164

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range e. Optional Processing



*Preliminary.	Subject	to	change.

Valid C	Valid Combinations				
AM99C164-35	PC, PCB, DC,				
AM99CL164-35	DCB, LC, LCB				
AM99C164-45					
AM99CL164-45	PC, PCB, DC,				
AM99C164-55	DCB, DE,				
AM99CL164-55	DEB, LC, LCB, LE, LEB				
AM99C164-70	T LOB, LE, LEB				
AM99CL164-70					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION - Am99C164 (Cont'd.)


APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type



16K x 4 CMOS Static RAM



*Preliminary. Subject to change.

Valid C	Valid Combinations				
AM99C164-45					
AM99CL164-45	7				
AM99C164-55	/BXA, /BXC, /BUA				
AM99CL164-55					
AM99C164-70					
AM99CL164-70	7				

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests


Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11

ORDERING INFORMATION — Am99C165

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range e. Optional Processing



Valid Combinations					
AM99C165-35	PC, PCB, DC, DCB,				
AM99CL165-35	LC, LCB				
AM99C165-45					
AM99CL165-45	PC, PCB, DC, DCB,				
AM99C165-55	DE, DEB, LC, LCB,				
AM99CL165-55	LE, LEB				
AM99C165-70	1				
AM99CL165-70	7				

16K x 4 CMOS Static RAM

Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

ORDERING INFORMATION — Am99C165 (Cont'd.)

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. **Device Number**

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



[Valid Combinations				
ſ	AM99C165-45				
ſ	AM99CL165-45				
1	AM99C165-55	/BLA, /BUA			
1	AM99CL165-55				
ĺ	AM99C165-70	1			
I	AM99CL165-70				

16K x 4 CMOS Static RAM

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11

PIN DESCRIPTION

A₀ - A₁₃ Address Lines (Input)

The address input lines select the RAM location to be read from or written into.

CE Chip Enable (Input, Active LOW)

 $\overline{\text{CE}}$ selects the memory device. $\overline{\text{WE}}$ is ignored when $\overline{\text{CE}}$ is HIGH.

WE Write Enable (Input, Active LOW)

When WE is LOW and CE is also LOW, data will be written into the location specified on the address pins. When WE is

HIGH and $\overline{\text{CE}}$ is LOW (and $\overline{\text{OE}}$ is LOW for Am99C165) data will be read out and placed on the I/O pin.

OE Output Enable (Input, Active LOW)

When \overline{OE} is LOW, it activates the output buffers during a read cycle, for Am99C165 only.

I/O₁ - I/O₄ Data in/Out Bus (Input/Output)

These I/O lines provide the path for data to be read from or written into the selected memory location.

V_{CC} +5-Volt Power Supply

V_{SS} 0-Volt Ground

ABSOLUTE MAXIMUM RATINGS (Note 1) Storage Temperature

Ceramic DIPs & LCCs-65 to +150°C

Plastic DIPs55 to +125°C Ambient Temperature with Power Applied

Ceramic DIPs & LCCs-65 to +135°C

Plastic DIPs-10 to +85°C

DC Supply Voltage to Ground Potential Continuous...... -0.5 to +7.0 V All Signal Voltages.....-0.5 to +7.0 V

Power Dissipation1.0 W Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device

reliability.

OPERATING RANGES (Note 2) Commercial (C) Devices

Extended Commercial (E) and Military (M) Devices Temperature (T_A).....-55 to +125°C

Supply Voltage (V_{CC})+4.5 to +5.5 V Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
ГОН	Output HIGH Current	V _{OH} = 2.4 V, V _{CC} = 4.5 V	-4		mA
lor	Output LOW Current	V _{OL} = 0.4 V	8		mA
VIH	Input HIGH Voltage		2.2	V _{CC} + 1.0	V
VIL	Input LOW Voltage	Note 8	-0.5	0.8	V
li _{IX} 1	Input Load Current	GND ≤ V _{IN} ≤ V _{CC}		2.0	μΑ
liozi	Output Leakage Current	$GND \le V_{OUT} \le V_{CC}$, $\overrightarrow{CE} \ge V_{IH}$		2.0	μΑ

						Am99CL Am99CL		(-10 (2-9
Parameter Symbol	Parameter Description	Test Conditions	Power**	-35	-45	-55	(-70	Ur
	Dynamic Operating	Cycle = Min., Duty = 100%,	s	110	(110)	(110)	(110)	
lcc	Supply Current	CE ≤ V _{IL} , I/O = 0 mA	L	105	95	90	90	m
	Static Operating	CE ≤ V _{IL} ,	s	80	80	80	80	n
ICC1	Supply Current	I/O = 0 mA	L	60	60	60	60	
	Standby Current,	CE ≥ V _{IH} ;	S	45	45	45	45	n
ISB1	Cycling TTL Levels	V _{CC} = Max., Cycle = Min.	L	25	25	25	25	''
	Standby Current,	CE ≥ V _{IH} ,	∔ S	25	26	25	26	, m
ISB2	Stable TTL Levels	V _{IN} ≥ V _{IH} or ≤ V _{IL}	k L	20	20	20	20	TI.
	Standby Current,	$\overline{CE} \ge V_{CC} - 0.2 \text{ V},$	S	15	15	15	15	,
^l SB3	Stable CMOS Input Levels	$V_{ N} \geqslant V_{CC} - 0.2 \text{ V}$ or $\leqslant 0.2 \text{ V}$	L	0.3	0.3	0.3	0.3	"

Notes: See notes following Capacitance table on the following page.

L = Low Power (Am99CL164/Am99CL165)

^{*}All values are guaranteed maximum limits. **S = Standard Power (Am99C164/Am99C165)

DC CHARACTERISTICS over Extended Commercial and Military (-55 to +125°C) Operating Ranges*

Parameter Symbol	Parameter			Am990 Am990	164/Am9 165/Am9	9CL164 9CL165	
	Description	Test Conditions	Power**	-45	-55	-70	Uni
Icc	Dynamic Operating Supply Current	Cycle = Min., Duty = 100%,	S	(120)	120)	(120)	De
		CE ≤ V _{IL} , I/O = 0 mA	L	(110)	105	(105)	mA
I _{CC1}	Static Operating Supply Current	CE ≤ V _{IL} ,	S	100	100	100	
	- Guppiy Guireit	I/O = 0 mA	L	80	80	80	mA
I _{SB1}	Standby Current, Cycling TTL Levels	$\overline{CE} \geqslant V_{IH},$ $V_{CC} = Max.,$	s	50	50	50	
	o) oling TTE Levels	Cycle = Min.	L	30	30	30	mA
I _{SB2}	Standby Current, Stable TTL Levels	$\overline{CE} \geqslant V_{IH},$ $V_{IN} = V_{IH} \text{ or }$	S	35	35	35	
		< V _{IL}	L	25	25	25	mA
I _{SB3}	Standby Current, Stable CMOS	$\overline{CE} \geqslant V_{CC} - 0.2 \text{ V},$ $V_{IN} \geqslant V_{CC} - 0.2 \text{ V}$	S	20	20	20)	
	Input Levies guaranteed maximum lim	or ≤ 0.2 V	L	1.0	1.0	1.0	mΑ

^{*}All values are guaranteed maximum limits.

CAPACITANCE†

Parameter Symbol			Min.	Max.	Units
C _I ++	Input Capacitance Except CE	f = 1 MHz,	- 		
C _O ++	Output Capacitance	V _{IN} = 0 V			pF
Œ ++	Chip Enable Input Capacitance	f = 1 MHz.		7	
† These co	nacitangen erat tage	V _{IN} = 0 V		7.5	pF

[†] These capacitances are not 100% tested, but are evaluated at initial characterization and at any time the product is modified where capacitance may be affected. Measurement performed at $T_A = +25^{\circ}C$.

Notes: 1. Absolute Maximum Ratings are intended for user guidelines and are not tested.

- 2. For test and correlation purposes, operating temperature is defined as the "instant-on" case temperature. 3. Parameter not tested—guaranteed by characterization.
- 4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V, input-pulse levels of 0 to 3.0 V, and output loading of specified I_{OL}/I_{OH} and 30-pF load capacitance. Output timing reference is 1.5 V (see Test Load A in Switching Test Circuits section).
- 5. The internal write time of the memory is defined by the overlap of $\overline{\text{CE}}$ active and $\overline{\text{WE}}$ LOW. Both signals must be active to initiate a write and either signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the transition edge that terminates the write.
- 6. The minimum limit is not tested and is included for design information only.
- 7. Parameter not tested, guaranteed by characterization using the load shown in Test Load B-Switching Test Circuits. Transition is measured ±500 mV from steady state voltage.
- 8. Undershoot to -3.0 V for a duration of 10 ns between the 50% amplitude points is permissible.
- 9. Address input rise and fall times must not exceed 1 µs when CE is active. This limit is not tested and is intended for


^{**}S = Standard Power (Am99C164/Am99C165) L = Low Power (Am99CL164/Am99CL165)

^{†+ =} Not included in Group A tests.


MAYEFORM INPUTS OUTPUTS MUST BE STEADY STEADY MAY CHANGE FROM H TO L MAY CHANGE FROM H TO L MAY CHANGE FROM H TO L MAY CHANGE CHANGING FROM H TO L MONT CARE, ANY CHANGE STATE ODES NOT APPLY CENTER LINE SHIGH IMPEDANCE "OFF" STATE KSO00010

SWITCHING TEST CIRCUITS

KEY TO SWITCHING WAVEFORMS







Low V_{CC} Data Retention Characteristics (Low-Power Version Only)

Parameter Symbol	Parameter Description	Test Conditions		Min.	Max.	Units
V _{DR} V _{CC} for Data Retention				2.0	Wax.	V
ICCDR	Data Retention Current	V _{CC} = 2 V	COM'L		0.1	 -
			MIL		0.3	mA
CCDR	Data Retention Current	V _{CC} = 3 V	COM'L		0.15	
			MIL		0.45	mA
[‡] CDR	Chip Deselect to Data Retention Time (Note 1)	See Waveform (N	ote 2)	0	- 0.40	ns
t _R	Operating Recovery Time (Note 1)			tRC		ns

Notes: 1. Parameter not tested, guaranteed by design.
2. Waveforms shown are not actual and may vary in use.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 7, 8, 9 10, 11 are tested unless otherwise noted)


				Am99C164/Am99CL164 Am99C165/Am99CL165								
	Parameter Symbols		Parameter Description	-35		-45		-55		-70		1
No.				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
RE.	AD CYCLES	ONE, TWO,	AND THREE (Note	9)							•	
1	tELQV	tACS	Chip Enable Access Time		35		45		55		70	ns
. 2	^t AVAV	t _{RC}	Read Cycle Time	35		45		55		70		ns
3	t _{AVQV}	t _{AA}	Address Access Time		35		45		55		70	ns
4	t _{AXQX}	tон	Output Hold After Address	5		5		5		5		ns
5†	tELQX	tLZ	Chip Enable to Output Active (Note 7)	5		5		5		5		ns
6†	t _{EHQZ}	tHZ	Chip Disable to Output Disable (Note 7)		15		15		20		25	ns
7†	†ELICCH	tpU	Chip Enable to Power Up (Note 3)	0		0		0		0		ns
8†	†EHICCL	t _{PD}	Chip Disable to Power Down (Note 3)	0	35	0	45	0	55	0	70	ns
WR	RITE CYCLES	S ONE AND	TWO (Note 9)									-
9†	tavav	twc	Write Cycle Time	35		45		55		70		ns
10†	twLwH	twp	Write Pulse Width (Note 5)	30		40		50		60		ns
11†	tELWH	tcw	Chip Enable to End of Write (Note 5)	35		40		50		60		ns
12	t _{DVWH}	t _{DW}	Data Setup to End of Write	20		25		30		30		ns
13†	twHDX	t _{DH}	Data Hold After End of Write	0		0		0		0		ns
14†	^t AVWH	taw	Address Setup to End of Write (Note 5)	30		40		50		60		ns
15	tavwL	t _{AS}	Address Setup to Beginning of Write	0		0		0		0		ns
16	twhax	twn	Address Hold After End of Write	0		0		0		0		ns
17†	twLQZ	twz	Write Enable to Output Disable (Notes 6 & 7)	0	10	0	15	0	20	0	25	ns
18†	twhqx	tow	Output Active After End of Write (Notes 6 & 7)	5		5		5		5		ns
19†	^t GLQV	^t OE	Output Enable Access Time (Am99C165/ Am99CL165 only)		15		20		25		30	ns


SWITCHING CHARACTERISTICS (Cont'd.)

No.				Am99C164/Am99CL164 Am99C165/Am99CL165								
	Parameter Symbols		Parameter Description	-35		-45		-55		-70		1
				Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
20†	^t GLQX	t _{OLZ}	Output Enable to Output Active (Am99C165/ Am99CL165 only) (Note 7)	5		5		5		5		ns
21†	t _{GHQZ}	tонz	Output Enable to Output Disable (Am99C165/ Am99CL165 only) (Note 7)	0	15	0	15	0	15	0	15	ns

Notes: 1. Absolute Maximum Ratings are intended for user guidelines and are not tested.

- 2. For test and correlation purposes, operating temperature is defined as the "instant-on" case temperature,
- 3. Parameter not tested—guaranteed by characterization. 4. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V, input-pulse
- levels of 0 to 3.0 V, and output loading of specified IOL/IOH and 30-pF load capacitance. Output timing reference is 1.5 V (see Test Load A in Switching Test Circuits section). 5. The internal write time of the memory is defined by the overlap of CE active and WE LOW. Both signals must
- be active to initiate a write and either signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the transition edge that terminates the write.
- 6. The minimum limit is not tested and is included for design information only.
- 7. Parameter not tested, guaranteed by characterization using the load shown in Test Load B-Switching Test Circuits. Transition is measured ±500 mV from steady state voltage.
- 8. Undershoot to -3.0 V for a duration of 10 ns between the 50% amplitude points is permissible.
- 9. Address input rise and fall times must not exceed 1 μ s when \overline{CE} is active. This limit is not tested and is intended for design information only.
- † Not included in Group A tests








Read Cycle Three (Notes 1 & 3) (Am99C165/Am99CL165 Only)

Notes: 1. WE is HIGH for Read Cycle.


- 2. CE is LOW for Read Cycle.
- 3. Address Valid prior to or coincident with \overline{CE} transition LOW.
- 4. $\overline{OE} = V_{IL}$ (Am99C165/Am99CL165 only)








*For reference only.




PHYSICAL DIMENSIONS (Cont'd.)

CD3024




1.235



PID # 06850B

PID # 06852B



Advanced Micro Devices reserves the right to make changes in its product without notice in order to improve design or performance characteristics. The performance characteristics listed in this document are guaranteed by specific tests, correlated testing, guard banding, design and other practices common to the industry. For specific testing details, contact your local AMD sales representative. The company assumes no responsibility for the use of any circuits described herein.

ADVANCED MICRO DEVICES 901 Thompson Pl., P.O. Box 3453, Sunnyvale, CA 94088, USA TEL: (408) 732-2400 ● TWX: 910-339-9280 ● TELEX: 34-6306 ● TOLL FREE: (600) 538-8450

© 1987 Advanced Micro Devices, Inc. Printed in U.S.A. AIS-WCP-10M-7/87-0

342