

HB56D232BS/SBS Series

2,097,152-Word x 32-Bit High Density Dynamic RAM Module

T-46-23-18

■ DESCRIPTION

The HB56D232BS/SBS is a 2M x 32 dynamic RAM module, mounted 16 pieces of 4 Mbit DRAM (HM514400AJ) sealed in SOJ package. An outline of the HB56D232BS/SBS is the 72-pin single in-line package. Therefore, the HB56D232BS/SBS makes high density mounting possible without surface mount technology. The HB56D232BS/SBS provides common data inputs and outputs. Decoupling capacitors are mounted beneath each SOJ.

■ FEATURES


- 72-pin Single In-line Package
 - Lead Pitch 1.27mm
- Single 5V ($\pm 5\%$) Supply
- High Speed
 - Access Time 60 ns/70 ns/80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode 4.83W/4.41/3.99W/3.57W (max)
 - Standby Mode 168 mW (max)
- Fast Page Mode Capability
- 1,024 Refresh Cycle (16 ms)
- 2 Variations of Refresh
 - RAS Only Refresh
 - CAS Before RAS Refresh
- TTL Compatible

■ ORDERING INFORMATION

Part No.	Access Time	Package	Contact Pad
HB56D232BS-6A	60 ns	72-pin SIP Socket Type	Gold
HB56D232BS-7A	70 ns		
HB56D232BS-8A	80 ns		
HB56D232BS-10A	100 ns		
HB56D232SBS-6A	60 ns	72-pin SIP Socket Type	Solder
HB56D232SBS-7A	70 ns		
HB56D232SBS-8A	80 ns		
HB56D232SBS-10A	100 ns		

■ PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₉	Refresh Address Input
DQ ₀ -DQ ₃₁	Data-in/Data-out
CAS ₀ -CAS ₃	Column Address Strobe
RAS ₀ -RAS ₂	Row Address Strobe
WE	Read/Write Enable
V _{CC}	Power Supply (+ 5V)
V _{SS}	Ground
PD1-PD4	Presence Detect Pin
NC	No Connection

■ PIN OUT

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	V _{SS}	19	NC	37	NC	55	DQ ₁₁
2	DQ ₀	20	DQ ₄	38	NC	56	DQ ₂₇
3	DQ ₁₆	21	DQ ₂₀	39	V _{SS}	57	DQ ₁₂
4	DQ ₁	22	DQ ₅	40	CAS ₀	58	DQ ₂₈
5	DQ ₁₇	23	DQ ₂₁	41	CAS ₂	59	V _{CC}
6	DQ ₂	24	DQ ₆	42	CAS ₃	60	DQ ₂₉
7	DQ ₁₈	25	DQ ₂₂	43	RAS ₁	61	DQ ₁₃
8	DQ ₃	26	DQ ₇	44	RAS ₀	62	DQ ₃₀
9	DQ ₁₉	27	DQ ₂₃	45	RAS ₂	63	DQ ₁₄
10	V _{CC}	28	A ₇	46	NC	64	DQ ₃₁
11	NC	29	NC	47	WE	65	DQ ₁₅
12	A ₀	30	V _{CC}	48	NC	66	NC
13	A ₁	31	A ₈	49	DQ ₈	67	PD1
14	A ₂	32	A ₉	50	DQ ₂₄	68	PD2
15	A ₃	33	NC	51	DQ ₉	69	PD3
16	A ₄	34	RAS ₂	52	DQ ₂₅	70	PD4
17	A ₅	35	NC	53	DQ ₁₀	71	NC
18	A ₆	36	NC	54	DQ ₂₆	72	V _{SS}

■ PRESENCE DETECT PINOUT


Pin No.	Pin Name	HB56D232BS/SBS			
		-6A	-7A	-8A	-10A
67	PD1	NC	NC	NC	NC
68	PD2	NC	NC	NC	NC
69	PD3	NC	V _{SS}	NC	V _{SS}
70	PD4	NC	NC	V _{SS}	V _{SS}



■ BLOCK DIAGRAM

HITACHI/ LOGIC/ARRAYS/MEM

T-46-23-18



0156-2




■ PHYSICAL OUTLINE

HITACHI/ LOGIC/ARRAYS/MEM

Unit: $\frac{\text{mm}}{\text{inch}}$

T-46-23-18




0156-3

Detail A

60ns	70ns	80ns	100ns

Detail B



Note: Following the specification of the contact pads.

Part No.	Contact Pad
HB56D232BS-XX	Gold
HB56D232SBS-XX	Solder

0156-4



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V_{SS}	(Input) V_{in}	-1.0 to +7.0	V
	(Output) V_{out}	-1.0 to +7.0	V
Supply Voltage Relative to V_{SS}	V_{CC}	-1.0 to +7.0	V
Short Circuit Output Current	I_{out}	50	mA
Power Dissipation	P_T	8	W
Operating Temperature	T_{opr}	0 to +70	°C
Storage Temperature	T_{stg}	-55 to +125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0$ to +70°C)

HITACHI/ LOGIC/ARRAYS/MEM

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V_{SS}	0	0	0	V	
	V_{CC}	4.75	5.0	5.25	V	1
Input High Voltage	V_{IH}	2.4	—	5.5	V	1
Input Low Voltage	V_{IL}	-1.0	—	0.8	V	1

Note: 1. All voltage referenced to V_{SS} .• DC Electrical Characteristics ($T_A = 0$ to +70°C, $V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$)

Parameter	Symbol	HB56D232BS/SBS								Unit	Test Condition	Note
		-6A		-7A		-8A		-10A				
		Min	Max	Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	920	—	840	—	760	—	680	mA	t _{RC} = Min	1, 2
Standby Current	I _{CC2}	—	32	—	32	—	32	—	32	mA	TTL Interface RAS, CAS = V _{IH} D _{out} = High-Z	
		—	16	—	16	—	16	—	16	mA	CMOS Interface RAS, CAS ≥ V _{CC} - 0.2V D _{out} = High-Z	
RAS Only Refresh Current	I _{CC3}	—	920	—	840	—	760	—	680	mA	t _{RC} = Min	2
Standby Current	I _{CC5}	—	80	—	80	—	80	—	80	mA	RAS = V _{IH} CAS = V _{IL} D _{out} = Enable	1
CAS Before RAS Refresh Current	I _{CC6}	—	920	—	840	—	760	—	680	mA	t _{RC} = Min	
Page Mode Current	I _{CC7}	—	920	—	840	—	760	—	680	mA	t _{PC} = Min	1, 3
Input Leakage Current	I _{LI}	- 10	10	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{in} ≤ 7V	
Output Leakage Current	I _{LO}	- 10	10	- 10	10	- 10	10	- 10	10	μA	0V ≤ V _{out} ≤ 7V, D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High I _{out} = - 5 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	0	0.4	V	Low I _{out} = 4.2 mA	

- Notes: 1. I_{CC} depends on output load condition when the device is selected, I_{CC} max is specified at the output open condition.
 2. Address can be changed less than three times while RAS = V_{IL} .
 3. Address can be changed ≤ 1 time while CAS = V_{IH} .



• Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$)

T-46-23-18

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	121	pF	1
Input Capacitance ($\overline{WE}$)	C_{I2}	—	137	pF	1
Input Capacitance ($\overline{RAS}$, $\overline{CAS}$)	C_{I3}	—	48	pF	1
Output Capacitance (DQ_0 – DQ_{31})	$C_{I/O}$	—	29	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{CAS} = V_{IH}$ to disable D_{out} .• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 5\%$, $V_{SS} = 0V$)^{1, 12}

Read, Write and Refresh Cycle (Common Parameters)

HITACHI/ LOGIC/ARRAYS/MEM

Parameter	Symbol	HB56D232BS/SBS								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t _{RC}	110	—	130	—	150	—	180	—	ns	
RAS Precharge Time	t _{RP}	40	—	50	—	60	—	70	—	ns	
RAS Pulse Width	t _{RAS}	60	10000	70	10000	80	10000	100	10000	ns	
CAS Pulse Width	t _{CAS}	15	10000	20	10000	20	10000	25	10000	ns	
Row Address Setup Time	t _{ASR}	0	—	0	—	0	—	0	—	ns	
Row Address Hold Time	t _{RAH}	10	—	10	—	10	—	15	—	ns	
Column Address Setup Time	t _{ASC}	0	—	0	—	0	—	0	—	ns	
Column Address Hold Time	t _{CAH}	15	—	15	—	15	—	20	—	ns	
RAS to CAS Delay Time	t _{RCD}	20	45	20	50	20	60	25	75	ns	8
RAS to Column Address Delay Time	t _{RAD}	15	30	15	35	15	40	20	55	ns	9
RAS Hold Time	t _{RSH}	15	—	20	—	20	—	25	—	ns	
CAS Hold Time	t _{CSH}	60	—	70	—	80	—	100	—	ns	
CAS to RAS Precharge Time	t _{CRP}	10	—	10	—	10	—	10	—	ns	
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	3	50	ns	7
Refresh Period	t _{REF}	—	16	—	16	—	16	—	16	ms	15



Read Cycle

T-46-23-18

Parameter	Symbol	HB56D232BS/SBS								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t_{RAC}	—	60	—	70	—	80	—	100	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t_{CAC}	—	15	—	20	—	20	—	25	ns	3, 4
Access Time from Address	t_{AA}	—	30	—	35	—	40	—	45	ns	3, 5
Read Command Setup Time	t_{RCS}	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	0	—	ns	
Read Command Hold Time to $\overline{\text{RAS}}$	t_{RCH}	0	—	0	—	0	—	0	—	ns	
Column Address to $\overline{\text{RAS}}$ Lead Time	t_{RAL}	30	—	35	—	40	—	55	—	ns	
Output Buffer Turn-off Time	t_{OFF}	0	15	0	20	0	20	0	25	ns	6

Write Cycle

HITACHI/ LOGIC/ARRAYS/MEM

Parameter	Symbol	HB56D232BS/SBS								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	tWCS	0	—	0	—	0	—	0	—	ns	10
Write Command Hold Time	tWCH	15	—	15	—	15	—	20	—	ns	
Write Command Pulse Width	tWP	10	—	10	—	10	—	20	—	ns	
Data-in Setup Time	tDS	0	—	0	—	0	—	0	—	ns	11
Data-in Hold Time	tDH	15	—	15	—	15	—	20	—	ns	11



Refresh Cycle

HITACHI/ LOGIC/ARRAYS/MEM

T-46-23-18

Parameter	Symbol	HB56D232BS/SBS								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	t _{CSR}	10	—	10	—	10	—	10	—	ns	
CAS Hold Time (CAS Before RAS Refresh Cycle)	t _{CHR}	10	—	10	—	10	—	10	—	ns	
RAS Precharge to CAS Hold Time	t _{RPC}	10	—	10	—	10	—	10	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	HB56D232BS/SBS								Unit	Note
		-6A		-7A		-8A		-10A			
		Min	Max	Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t _{PC}	40	—	45	—	50	—	55	—	ns	
Fast Page Mode CAS Precharge Time	t _{CP}	10	—	10	—	10	—	10	—	ns	
Fast Page Mode RAS Pulse Width	t _{RASC}	—	100000	—	100000	—	100000	—	100000	ns	13
Access Time from CAS Precharge	t _{ACP}		35	—	40	—	45	—	50	ns	14
RAS Hold Time from CAS Precharge	t _{RHCP}	35	—	40	—	45	—	50	—	ns	

- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\text{max})$, $t_{RAD} \leq t_{RAD}(\text{max})$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\text{max})$, $t_{RAD} \geq t_{RAD}(\text{max})$.
 6. $t_{OFF}(\text{max})$ is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 7. $V_{IH}(\text{min})$ and $V_{IL}(\text{max})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RCD}(\text{max})$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\text{max})$ limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the $t_{RAD}(\text{max})$ limit insures that $t_{RAC}(\text{max})$ can be met, $t_{RAD}(\text{max})$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\text{max})$ limit, then access time is controlled exclusively by t_{AA} .
 10. Early write cycle only ($t_{WCS} \geq t_{WCS}(\text{min})$).
 11. These parameters are referenced to CAS leading edge in an early write cycle.
 12. An initial pause of 100 μ s is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh).
 13. t_{RASC} is determined by RAS pulse width in fast page mode cycles.
 14. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 15. t_{REF} is determined by 1,024 refresh cycles.




TIMING WAVEFORMS

• Read Cycle

HITACHI/ LOGIC/ARRAYS/MEM

T-46-23-18




0156-5



• Early Write Cycle

HITACHI/ LOGIC/ARRAYS/MEM

T-46-23-18




0156-6




• $\overline{\text{RAS}}$ Only Refresh Cycle


HITACHI/ LOGIC/ARRAYS/MEM

T-46-23-18



• CAS Before $\overline{\text{RAS}}$ Refresh Cycle






0156-9

• Fast Page Mode Early Write Cycle

HITACHI/ LOGIC/ARRAYS/MEM

T-46-23-18



0196-10




T-90-20


Unit: mm (inch) Scale 3/2

• Dual-in-line Plastic


• DP-16B




• DP-18B




• DP-18C




• DP-20N



• DP-20NA



• DP-20NC




• Dual-In-line Plastic

HITACHI/ LOGIC/ARRAYS/MEM


Unit: mm (inch) Scale 3/2

• DP-22N




• DP-22NB


T-90-20




• DP-24




• DP-24A



• DP-24N



• DP-28




• Dual-in-line Plastic

HITACHI/ LOGIC/ARRAYS/MEM


Unit: mm (inch) Scale 3/2

• DP-28C




• DP-28N


T-90-20



• ZP-20




• ZP-24




T-90-20

• ZP-28



• ZP-40




• Flat Package (J-bend Leads)

HITACHI/ LOGIC/ARRAYS/MEM


Unit: mm (inch) Scale 3/2

T-90-20


• CP-20D




• CP-20DA




• CP-24D



• CP-28D



• CP-40D




• TSOP (Thin Small Outline Package)

HITACHI/ LOGIC/ARRAYS/MEM


Unit: mm (inch) Scale 3/2

• TFP-20DA




• TFP-20DAR

T-90-20



• TTP-20D



• TTP-20DR

